TDSMDHHQY0.v
2.27 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
// VERSION:4.00 DATE:2001/05/14 OPENCAD Verilog LIBRARY
`timescale 1ps / 1ps
`celldefine
`ifdef verifault
`suppress_faults
`enable_portfaults
`endif
module TDSMDHHQY0 ( N01, H01, H02, H03, H04, H05 );
input H01,H02,H03,H04,H05;
output N01;
reg notifier;
buf ( _H01, H01 );
buf ( _H02, H02 );
buf ( _H03, H03 );
buf ( _H04, H04 );
buf ( _H05, H05 );
not ( _H03N, _H03 );
udp_MUX ( _G001, _H03N, _G099, _H01 );
buf #1 ( _G099, _G003 );
udp_MUX ( _G002, _H05, _G001, _H04 );
DESFQ ( _G003, _G002, _H02, 1'b1, 1'b1, notifier );
buf ( N01, _G003 );
wire docheck1 = ( (_H03!==1'b1) && (_H05!==1'b1) );
wire docheck2 = ( _H05!==1'b1 );
wire docheck3 = ( _H05!==1'b0 );
wire docheck4 = ( (_H03!==1'b1) && (_H01!==_H04) );
specify
specparam DMY_SPC = 1;
$setup( posedge H01, posedge H02 &&& docheck1, DMY_SPC, notifier );
$setup( negedge H01, posedge H02 &&& docheck1, DMY_SPC, notifier );
$hold( posedge H02, posedge H01 &&& docheck1, DMY_SPC, notifier );
$hold( posedge H02, negedge H01 &&& docheck1, DMY_SPC, notifier );
$setup( posedge H03, posedge H02 &&& docheck2, DMY_SPC, notifier );
$setup( negedge H03, posedge H02 &&& docheck2, DMY_SPC, notifier );
$hold( posedge H02, posedge H03 &&& docheck2, DMY_SPC, notifier );
$hold( posedge H02, negedge H03 &&& docheck2, DMY_SPC, notifier );
$setup( posedge H04, posedge H02 &&& docheck3, DMY_SPC, notifier );
$setup( negedge H04, posedge H02 &&& docheck3, DMY_SPC, notifier );
$hold( posedge H02, posedge H04 &&& docheck3, DMY_SPC, notifier );
$hold( posedge H02, negedge H04 &&& docheck3, DMY_SPC, notifier );
$setup( posedge H05, posedge H02 &&& docheck4, DMY_SPC, notifier );
$setup( negedge H05, posedge H02 &&& docheck4, DMY_SPC, notifier );
$hold( posedge H02, posedge H05 &&& docheck4, DMY_SPC, notifier );
$hold( posedge H02, negedge H05 &&& docheck4, DMY_SPC, notifier );
$width ( posedge H02, DMY_SPC, 0, notifier );
$width ( negedge H02, DMY_SPC, 0, notifier );
( H02 *> N01 ) = ( DMY_SPC, DMY_SPC );
endspecify
endmodule
`ifdef verifault
`nosuppress_faults
`disable_portfaults
`endif
`endcelldefine