dp_4to1mx16.v
4.13 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
/*
*************************************************************************
* *
* Copyright (C) 1994, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
*************************************************************************
*/
/*
*************************************************************************
* *
* Project Reality *
* *
* module: dp_4to1mx16.v.v *
* description: 16 bit 4 to 1 high performance mux using me41d1h cells *
* *
* designer: Brian Ferguson *
* date: 3/15/95 *
* *
*************************************************************************
*/
// $Id: dp_4to1mx16.v,v 1.1 2002/03/28 00:26:14 berndt Exp $
module dp_4to1mx16 (
input0,
input1,
input2,
input3,
select,
output_data
) ;
input [15:0] input0 ;
input [15:0] input1 ;
input [15:0] input2 ;
input [15:0] input3 ;
input [1:0] select ;
output [15:0] output_data ;
mx41d2 mx_b0 ( .z (output_data[0]),
.i0 (input0[0]),
.i1 (input1[0]),
.i2 (input2[0]),
.i3 (input3[0]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b1 ( .z (output_data[1]),
.i0 (input0[1]),
.i1 (input1[1]),
.i2 (input2[1]),
.i3 (input3[1]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b2 ( .z (output_data[2]),
.i0 (input0[2]),
.i1 (input1[2]),
.i2 (input2[2]),
.i3 (input3[2]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b3 ( .z (output_data[3]),
.i0 (input0[3]),
.i1 (input1[3]),
.i2 (input2[3]),
.i3 (input3[3]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b4 ( .z (output_data[4]),
.i0 (input0[4]),
.i1 (input1[4]),
.i2 (input2[4]),
.i3 (input3[4]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b5 ( .z (output_data[5]),
.i0 (input0[5]),
.i1 (input1[5]),
.i2 (input2[5]),
.i3 (input3[5]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b6 ( .z (output_data[6]),
.i0 (input0[6]),
.i1 (input1[6]),
.i2 (input2[6]),
.i3 (input3[6]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b7 ( .z (output_data[7]),
.i0 (input0[7]),
.i1 (input1[7]),
.i2 (input2[7]),
.i3 (input3[7]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b8 ( .z (output_data[8]),
.i0 (input0[8]),
.i1 (input1[8]),
.i2 (input2[8]),
.i3 (input3[8]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b9 ( .z (output_data[9]),
.i0 (input0[9]),
.i1 (input1[9]),
.i2 (input2[9]),
.i3 (input3[9]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b10 (.z (output_data[10]),
.i0 (input0[10]),
.i1 (input1[10]),
.i2 (input2[10]),
.i3 (input3[10]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b11 (.z (output_data[11]),
.i0 (input0[11]),
.i1 (input1[11]),
.i2 (input2[11]),
.i3 (input3[11]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b12 (.z (output_data[12]),
.i0 (input0[12]),
.i1 (input1[12]),
.i2 (input2[12]),
.i3 (input3[12]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b13 (.z (output_data[13]),
.i0 (input0[13]),
.i1 (input1[13]),
.i2 (input2[13]),
.i3 (input3[13]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b14 (
.z (output_data[14]),
.i0 (input0[14]),
.i1 (input1[14]),
.i2 (input2[14]),
.i3 (input3[14]),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b15 (
.z (output_data[15]),
.i0 (input0[15]),
.i1 (input1[15]),
.i2 (input2[15]),
.i3 (input3[15]),
.s0 (select[0]),
.s1 (select[1])
) ;
endmodule // dp_4to1mx16.v