tcfix.fti
1.24 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
#PLAFILE tcfix.bl5
#DATE Mon Oct 27 15:02:58 2003
#DESIGN tcfix
#DEVICE MACH4S-32
// Default settings.
DATA GLOBAL tINDIO:0
// Signal locations
DATA LOCATION D0:A_*_48
DATA LOCATION CLE:*_*_18
DATA LOCATION WE:*_*_19
DATA LOCATION RE:*_*_43
DATA LOCATION CEI:*_*_42
DATA LOCATION CEO:B_4_24
DATA LOCATION reg_cnt_9_:B_0
DATA LOCATION reg_cnt_8_:B_1
DATA LOCATION reg_cnt_7_:B_5
DATA LOCATION reg_cnt_1_:B_3
DATA LOCATION reg_cnt_0_:B_7
DATA LOCATION reg_cnt_6_:B_9
DATA LOCATION reg_cnt_5_:B_12
DATA LOCATION reg_cnt_4_:B_2
DATA LOCATION reg_cnt_3_:A_3
DATA LOCATION reg_cnt_2_:A_9
// Signals direction
DATA IO_DIR D0:IN
DATA IO_DIR CLE:IN
DATA IO_DIR WE:IN
DATA IO_DIR RE:IN
DATA IO_DIR CEI:IN
DATA IO_DIR CEO:OUT
// Global Clocks
DATA GLB_CLOCK RE:0
// Signals using Shared Init Pterm
DATA tBSR reg_cnt_7_.AR
DATA tBSR reg_cnt_1_.AR
DATA tBSR reg_cnt_0_.AR
DATA tBSR reg_cnt_6_.AR
DATA tBSR reg_cnt_5_.AR
DATA tBSR reg_cnt_4_.PR
DATA tBSR reg_cnt_3_.AR
DATA tBSR reg_cnt_2_.AR
// Block Load Adders
DATA tBLA reg_cnt_2_:1
DATA tBLA reg_cnt_3_:1
DATA tBLA reg_cnt_0_:1
DATA tBLA reg_cnt_1_:1
DATA tBLA CLE:1
DATA tBLA WE:1
// Signals using OSM or fast 5-PTs path
DATA tOSM CEO