latches.scr
1.54 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
#!/bin/csh -f
#
# QTV
#
#
set path= ($path /ecad/compass/v8r4.6/patch5/bin/)
vlsishell << EOF
set echo on
qtv
set loadoption piping
set traceoption shrcdest
load [nle]rcp_mda
####################################
# hold time checks (best case nle)
####################################
# address latches
set TRACEOPTIONS SHORTPATH MINTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/tile_adrs_l1_reg_*_.d
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/tile_adrs_l1_reg_*_.e
# we latches
set TRACEOPTIONS SHORTPATH MINTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/we_tile_*_l1_reg.d
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/we_tile_*_l1_reg.e
####################################
# setup checks (worst case nle)
####################################
# address latches
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/tile_adrs_l1_reg_*_.d
set TRACEOPTIONS SHORTPATH MINTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/tile_adrs_l1_reg_*_.e
# we latches
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/we_tile_*_l1_reg.d
set TRACEOPTIONS SHORTPATH MINTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/we_tile_*_l1_reg.e
# memory cells
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/memory_*_*sb*_reg_*_.d
# enable nand gates
set TRACEOPTIONS LONGPATH MAXTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/t*_nd*.a2
set TRACEOPTIONS SHORTPATH MINTIMING
trace del 1; rac_0.U1_BusClk; tc/tilemem/t*_nd*.a1
q
q
EOF