Makefile
1.42 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
#
#####################################################
# Verilog source files #
#####################################################
SRCDIR = ../src
SU_SRCS = $(SRCDIR)/su.v
SUCTL_SRCS = $(SRCDIR)/suctl.v $(SRCDIR)/suvuctl.v $(SRCDIR)/issue.v ../../rsp/src/regfile_decode.v
SUCTL_EDFS = suvuctl.edf issue.edf regfile_decode.edf
SUVUCTL_SRCS = $(SRCDIR)/suvuctl.v
ISSUE_SRCS = $(SRCDIR)/issue.v
RFILEDEC_SRCS = ../../rsp/src/regfile_decode.v
VT_SRCS = $(SRCDIR)/vt_decode.v
default : su.edf
su.edf: su.ss su.con $(SU_SRCS) suctl.edf sudp.edf vt_decode.edf
dc_shell -f su.ss | tee su.synlog
suctl.edf: suctl.ss suctl.con $(SUCTL_SRCS) $(SUCTL_EDFS)
dc_shell -f suctl.ss | tee suctl.synlog
suvuctl.edf: suvuctl.ss suvuctl.con $(SUVUCTL_SRCS)
dc_shell -f suvuctl.ss | tee suvuctl.synlog
issue.edf: issue.ss issue.con $(ISSUE_SRCS)
dc_shell -f issue.ss | tee issue.synlog
regfile_decode.edf: regfile_decode.ss regfile_decode.con $(RFILEDEC_SRCS)
dc_shell -f regfile_decode.ss | tee regfile_decode.synlog
vt_decode.edf: vt_decode.ss $(VT_SRCS)
dc_shell -f vt_decode.ss | tee vt_decode.synlog
sudp.edf: sudp.ss $(SRCDIR)/sudp.v
dc_shell -f sudp.ss | tee sudp.synlog
clean_and_update:
@echo "CLEANING AND UPDATING SOURCE FILES..."
cd ..; /sbin/rm -rf src; p_tupdate;
PRDEPTH=../../../../..
include $(PRDEPTH)/PRdefs
include $(PRDEPTH)/PRrules
LDIRT = *.log *.edf *.lint *.synlog *.vsyn