tm.ss
17.6 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
/*****************************************************************************/
/* custom variables */
/*****************************************************************************/
module = "tm"
wire_load = 256000
standard_load = 0.01
clock = "gclk"
default_input_delay = 1.5
default_output_delay = 13.0
default_input_load = 20
default_output_load = 20
default_drive_cell = "dfntnh"
default_drive_pin = "q"
default_period = 16.0
default_max_transition = 1.5
default_uncertainty = 1.0
/*****************************************************************************/
/* set the path and read */
/*****************************************************************************/
search_path = search_path \
+ "../src" \
+ "../../inc" \
+ "../../../lib/verilog/user" \
+ "../../syn"
read -f verilog tm_load.v
read -f verilog tm_mux.v
read -f verilog tm_half.v
read -f verilog ram_bist_tmem.v
read -f verilog module + ".v"
/*****************************************************************************/
/* default environment */
/*****************************************************************************/
set_operating_conditions NOM
set_wire_load wire_load -mode top
/*****************************************************************************/
/* clock constraints */
/*****************************************************************************/
create_clock clock -period default_period -waveform { 0.0 default_period / 2 }
set_clock_skew -propagated -uncertainty default_uncertainty clock
set_dont_touch_network clock
/*****************************************************************************/
/* default constraint */
/*****************************************************************************/
set_max_area 0
set_dont_touch { ne35hd130d/nt01d* }
set_input_delay default_input_delay -clock clock all_inputs() > /dev/null
set_output_delay default_output_delay -clock clock all_outputs() > /dev/null
set_load default_output_load * standard_load all_outputs() > /dev/null
set_load default_input_load * standard_load all_inputs() > /dev/null
set_driving_cell -cell default_drive_cell -pin default_drive_pin all_inputs() > /dev/null
set_drive 0 { clock }
set_input_delay 0 { clock }
set_max_transition default_max_transition current_design
/*****************************************************************************/
/* custom constraints */
/*****************************************************************************/
set_max_fanout 2 * standard_load reset_l
set_output_delay 3.0 -clock clock { clr_ind_a clr_ind_b clr_ind_c clr_ind_d }
set_output_delay 10.0 -clock clock copy_load
set_dont_touch { tm_half }
set_disable_timing hi_half/bnk0 -from pcg -to dout[0]
set_disable_timing hi_half/bnk0 -from pcg -to dout[1]
set_disable_timing hi_half/bnk0 -from pcg -to dout[2]
set_disable_timing hi_half/bnk0 -from pcg -to dout[3]
set_disable_timing hi_half/bnk0 -from pcg -to dout[4]
set_disable_timing hi_half/bnk0 -from pcg -to dout[5]
set_disable_timing hi_half/bnk0 -from pcg -to dout[6]
set_disable_timing hi_half/bnk0 -from pcg -to dout[7]
set_disable_timing hi_half/bnk0 -from pcg -to dout[8]
set_disable_timing hi_half/bnk0 -from pcg -to dout[9]
set_disable_timing hi_half/bnk0 -from pcg -to dout[10]
set_disable_timing hi_half/bnk0 -from pcg -to dout[11]
set_disable_timing hi_half/bnk0 -from pcg -to dout[12]
set_disable_timing hi_half/bnk0 -from pcg -to dout[13]
set_disable_timing hi_half/bnk0 -from pcg -to dout[14]
set_disable_timing hi_half/bnk0 -from pcg -to dout[15]
set_disable_timing low_half/bnk0 -from pcg -to dout[0]
set_disable_timing low_half/bnk0 -from pcg -to dout[1]
set_disable_timing low_half/bnk0 -from pcg -to dout[2]
set_disable_timing low_half/bnk0 -from pcg -to dout[3]
set_disable_timing low_half/bnk0 -from pcg -to dout[4]
set_disable_timing low_half/bnk0 -from pcg -to dout[5]
set_disable_timing low_half/bnk0 -from pcg -to dout[6]
set_disable_timing low_half/bnk0 -from pcg -to dout[7]
set_disable_timing low_half/bnk0 -from pcg -to dout[8]
set_disable_timing low_half/bnk0 -from pcg -to dout[9]
set_disable_timing low_half/bnk0 -from pcg -to dout[10]
set_disable_timing low_half/bnk0 -from pcg -to dout[11]
set_disable_timing low_half/bnk0 -from pcg -to dout[12]
set_disable_timing low_half/bnk0 -from pcg -to dout[13]
set_disable_timing low_half/bnk0 -from pcg -to dout[14]
set_disable_timing low_half/bnk0 -from pcg -to dout[15]
set_disable_timing hi_half/bnk1 -from pcg -to dout[0]
set_disable_timing hi_half/bnk1 -from pcg -to dout[1]
set_disable_timing hi_half/bnk1 -from pcg -to dout[2]
set_disable_timing hi_half/bnk1 -from pcg -to dout[3]
set_disable_timing hi_half/bnk1 -from pcg -to dout[4]
set_disable_timing hi_half/bnk1 -from pcg -to dout[5]
set_disable_timing hi_half/bnk1 -from pcg -to dout[6]
set_disable_timing hi_half/bnk1 -from pcg -to dout[7]
set_disable_timing hi_half/bnk1 -from pcg -to dout[8]
set_disable_timing hi_half/bnk1 -from pcg -to dout[9]
set_disable_timing hi_half/bnk1 -from pcg -to dout[10]
set_disable_timing hi_half/bnk1 -from pcg -to dout[11]
set_disable_timing hi_half/bnk1 -from pcg -to dout[12]
set_disable_timing hi_half/bnk1 -from pcg -to dout[13]
set_disable_timing hi_half/bnk1 -from pcg -to dout[14]
set_disable_timing hi_half/bnk1 -from pcg -to dout[15]
set_disable_timing low_half/bnk1 -from pcg -to dout[0]
set_disable_timing low_half/bnk1 -from pcg -to dout[1]
set_disable_timing low_half/bnk1 -from pcg -to dout[2]
set_disable_timing low_half/bnk1 -from pcg -to dout[3]
set_disable_timing low_half/bnk1 -from pcg -to dout[4]
set_disable_timing low_half/bnk1 -from pcg -to dout[5]
set_disable_timing low_half/bnk1 -from pcg -to dout[6]
set_disable_timing low_half/bnk1 -from pcg -to dout[7]
set_disable_timing low_half/bnk1 -from pcg -to dout[8]
set_disable_timing low_half/bnk1 -from pcg -to dout[9]
set_disable_timing low_half/bnk1 -from pcg -to dout[10]
set_disable_timing low_half/bnk1 -from pcg -to dout[11]
set_disable_timing low_half/bnk1 -from pcg -to dout[12]
set_disable_timing low_half/bnk1 -from pcg -to dout[13]
set_disable_timing low_half/bnk1 -from pcg -to dout[14]
set_disable_timing low_half/bnk1 -from pcg -to dout[15]
set_disable_timing hi_half/bnk2 -from pcg -to dout[0]
set_disable_timing hi_half/bnk2 -from pcg -to dout[1]
set_disable_timing hi_half/bnk2 -from pcg -to dout[2]
set_disable_timing hi_half/bnk2 -from pcg -to dout[3]
set_disable_timing hi_half/bnk2 -from pcg -to dout[4]
set_disable_timing hi_half/bnk2 -from pcg -to dout[5]
set_disable_timing hi_half/bnk2 -from pcg -to dout[6]
set_disable_timing hi_half/bnk2 -from pcg -to dout[7]
set_disable_timing hi_half/bnk2 -from pcg -to dout[8]
set_disable_timing hi_half/bnk2 -from pcg -to dout[9]
set_disable_timing hi_half/bnk2 -from pcg -to dout[10]
set_disable_timing hi_half/bnk2 -from pcg -to dout[11]
set_disable_timing hi_half/bnk2 -from pcg -to dout[12]
set_disable_timing hi_half/bnk2 -from pcg -to dout[13]
set_disable_timing hi_half/bnk2 -from pcg -to dout[14]
set_disable_timing hi_half/bnk2 -from pcg -to dout[15]
set_disable_timing low_half/bnk2 -from pcg -to dout[0]
set_disable_timing low_half/bnk2 -from pcg -to dout[1]
set_disable_timing low_half/bnk2 -from pcg -to dout[2]
set_disable_timing low_half/bnk2 -from pcg -to dout[3]
set_disable_timing low_half/bnk2 -from pcg -to dout[4]
set_disable_timing low_half/bnk2 -from pcg -to dout[5]
set_disable_timing low_half/bnk2 -from pcg -to dout[6]
set_disable_timing low_half/bnk2 -from pcg -to dout[7]
set_disable_timing low_half/bnk2 -from pcg -to dout[8]
set_disable_timing low_half/bnk2 -from pcg -to dout[9]
set_disable_timing low_half/bnk2 -from pcg -to dout[10]
set_disable_timing low_half/bnk2 -from pcg -to dout[11]
set_disable_timing low_half/bnk2 -from pcg -to dout[12]
set_disable_timing low_half/bnk2 -from pcg -to dout[13]
set_disable_timing low_half/bnk2 -from pcg -to dout[14]
set_disable_timing low_half/bnk2 -from pcg -to dout[15]
set_disable_timing hi_half/bnk3 -from pcg -to dout[0]
set_disable_timing hi_half/bnk3 -from pcg -to dout[1]
set_disable_timing hi_half/bnk3 -from pcg -to dout[2]
set_disable_timing hi_half/bnk3 -from pcg -to dout[3]
set_disable_timing hi_half/bnk3 -from pcg -to dout[4]
set_disable_timing hi_half/bnk3 -from pcg -to dout[5]
set_disable_timing hi_half/bnk3 -from pcg -to dout[6]
set_disable_timing hi_half/bnk3 -from pcg -to dout[7]
set_disable_timing hi_half/bnk3 -from pcg -to dout[8]
set_disable_timing hi_half/bnk3 -from pcg -to dout[9]
set_disable_timing hi_half/bnk3 -from pcg -to dout[10]
set_disable_timing hi_half/bnk3 -from pcg -to dout[11]
set_disable_timing hi_half/bnk3 -from pcg -to dout[12]
set_disable_timing hi_half/bnk3 -from pcg -to dout[13]
set_disable_timing hi_half/bnk3 -from pcg -to dout[14]
set_disable_timing hi_half/bnk3 -from pcg -to dout[15]
set_disable_timing low_half/bnk3 -from pcg -to dout[0]
set_disable_timing low_half/bnk3 -from pcg -to dout[1]
set_disable_timing low_half/bnk3 -from pcg -to dout[2]
set_disable_timing low_half/bnk3 -from pcg -to dout[3]
set_disable_timing low_half/bnk3 -from pcg -to dout[4]
set_disable_timing low_half/bnk3 -from pcg -to dout[5]
set_disable_timing low_half/bnk3 -from pcg -to dout[6]
set_disable_timing low_half/bnk3 -from pcg -to dout[7]
set_disable_timing low_half/bnk3 -from pcg -to dout[8]
set_disable_timing low_half/bnk3 -from pcg -to dout[9]
set_disable_timing low_half/bnk3 -from pcg -to dout[10]
set_disable_timing low_half/bnk3 -from pcg -to dout[11]
set_disable_timing low_half/bnk3 -from pcg -to dout[12]
set_disable_timing low_half/bnk3 -from pcg -to dout[13]
set_disable_timing low_half/bnk3 -from pcg -to dout[14]
set_disable_timing low_half/bnk3 -from pcg -to dout[15]
set_disable_timing hi_half/bnk0 -from pcg -to dout[0]
set_disable_timing hi_half/bnk0 -from pcg -to dout[1]
set_disable_timing hi_half/bnk0 -from pcg -to dout[2]
set_disable_timing hi_half/bnk0 -from pcg -to dout[3]
set_disable_timing hi_half/bnk0 -from pcg -to dout[4]
set_disable_timing hi_half/bnk0 -from pcg -to dout[5]
set_disable_timing hi_half/bnk0 -from pcg -to dout[6]
set_disable_timing hi_half/bnk0 -from pcg -to dout[7]
set_disable_timing hi_half/bnk0 -from pcg -to dout[8]
set_disable_timing hi_half/bnk0 -from pcg -to dout[9]
set_disable_timing hi_half/bnk0 -from pcg -to dout[10]
set_disable_timing hi_half/bnk0 -from pcg -to dout[11]
set_disable_timing hi_half/bnk0 -from pcg -to dout[12]
set_disable_timing hi_half/bnk0 -from pcg -to dout[13]
set_disable_timing hi_half/bnk0 -from pcg -to dout[14]
set_disable_timing hi_half/bnk0 -from pcg -to dout[15]
set_disable_timing low_half/bnk0 -from pcg -to dout[0]
set_disable_timing low_half/bnk0 -from pcg -to dout[1]
set_disable_timing low_half/bnk0 -from pcg -to dout[2]
set_disable_timing low_half/bnk0 -from pcg -to dout[3]
set_disable_timing low_half/bnk0 -from pcg -to dout[4]
set_disable_timing low_half/bnk0 -from pcg -to dout[5]
set_disable_timing low_half/bnk0 -from pcg -to dout[6]
set_disable_timing low_half/bnk0 -from pcg -to dout[7]
set_disable_timing low_half/bnk0 -from pcg -to dout[8]
set_disable_timing low_half/bnk0 -from pcg -to dout[9]
set_disable_timing low_half/bnk0 -from pcg -to dout[10]
set_disable_timing low_half/bnk0 -from pcg -to dout[11]
set_disable_timing low_half/bnk0 -from pcg -to dout[12]
set_disable_timing low_half/bnk0 -from pcg -to dout[13]
set_disable_timing low_half/bnk0 -from pcg -to dout[14]
set_disable_timing low_half/bnk0 -from pcg -to dout[15]
set_disable_timing hi_half/bnk1 -from pcg -to dout[0]
set_disable_timing hi_half/bnk1 -from pcg -to dout[1]
set_disable_timing hi_half/bnk1 -from pcg -to dout[2]
set_disable_timing hi_half/bnk1 -from pcg -to dout[3]
set_disable_timing hi_half/bnk1 -from pcg -to dout[4]
set_disable_timing hi_half/bnk1 -from pcg -to dout[5]
set_disable_timing hi_half/bnk1 -from pcg -to dout[6]
set_disable_timing hi_half/bnk1 -from pcg -to dout[7]
set_disable_timing hi_half/bnk1 -from pcg -to dout[8]
set_disable_timing hi_half/bnk1 -from pcg -to dout[9]
set_disable_timing hi_half/bnk1 -from pcg -to dout[10]
set_disable_timing hi_half/bnk1 -from pcg -to dout[11]
set_disable_timing hi_half/bnk1 -from pcg -to dout[12]
set_disable_timing hi_half/bnk1 -from pcg -to dout[13]
set_disable_timing hi_half/bnk1 -from pcg -to dout[14]
set_disable_timing hi_half/bnk1 -from pcg -to dout[15]
set_disable_timing low_half/bnk1 -from pcg -to dout[0]
set_disable_timing low_half/bnk1 -from pcg -to dout[1]
set_disable_timing low_half/bnk1 -from pcg -to dout[2]
set_disable_timing low_half/bnk1 -from pcg -to dout[3]
set_disable_timing low_half/bnk1 -from pcg -to dout[4]
set_disable_timing low_half/bnk1 -from pcg -to dout[5]
set_disable_timing low_half/bnk1 -from pcg -to dout[6]
set_disable_timing low_half/bnk1 -from pcg -to dout[7]
set_disable_timing low_half/bnk1 -from pcg -to dout[8]
set_disable_timing low_half/bnk1 -from pcg -to dout[9]
set_disable_timing low_half/bnk1 -from pcg -to dout[10]
set_disable_timing low_half/bnk1 -from pcg -to dout[11]
set_disable_timing low_half/bnk1 -from pcg -to dout[12]
set_disable_timing low_half/bnk1 -from pcg -to dout[13]
set_disable_timing low_half/bnk1 -from pcg -to dout[14]
set_disable_timing low_half/bnk1 -from pcg -to dout[15]
set_disable_timing hi_half/bnk2 -from pcg -to dout[0]
set_disable_timing hi_half/bnk2 -from pcg -to dout[1]
set_disable_timing hi_half/bnk2 -from pcg -to dout[2]
set_disable_timing hi_half/bnk2 -from pcg -to dout[3]
set_disable_timing hi_half/bnk2 -from pcg -to dout[4]
set_disable_timing hi_half/bnk2 -from pcg -to dout[5]
set_disable_timing hi_half/bnk2 -from pcg -to dout[6]
set_disable_timing hi_half/bnk2 -from pcg -to dout[7]
set_disable_timing hi_half/bnk2 -from pcg -to dout[8]
set_disable_timing hi_half/bnk2 -from pcg -to dout[9]
set_disable_timing hi_half/bnk2 -from pcg -to dout[10]
set_disable_timing hi_half/bnk2 -from pcg -to dout[11]
set_disable_timing hi_half/bnk2 -from pcg -to dout[12]
set_disable_timing hi_half/bnk2 -from pcg -to dout[13]
set_disable_timing hi_half/bnk2 -from pcg -to dout[14]
set_disable_timing hi_half/bnk2 -from pcg -to dout[15]
set_disable_timing low_half/bnk2 -from pcg -to dout[0]
set_disable_timing low_half/bnk2 -from pcg -to dout[1]
set_disable_timing low_half/bnk2 -from pcg -to dout[2]
set_disable_timing low_half/bnk2 -from pcg -to dout[3]
set_disable_timing low_half/bnk2 -from pcg -to dout[4]
set_disable_timing low_half/bnk2 -from pcg -to dout[5]
set_disable_timing low_half/bnk2 -from pcg -to dout[6]
set_disable_timing low_half/bnk2 -from pcg -to dout[7]
set_disable_timing low_half/bnk2 -from pcg -to dout[8]
set_disable_timing low_half/bnk2 -from pcg -to dout[9]
set_disable_timing low_half/bnk2 -from pcg -to dout[10]
set_disable_timing low_half/bnk2 -from pcg -to dout[11]
set_disable_timing low_half/bnk2 -from pcg -to dout[12]
set_disable_timing low_half/bnk2 -from pcg -to dout[13]
set_disable_timing low_half/bnk2 -from pcg -to dout[14]
set_disable_timing low_half/bnk2 -from pcg -to dout[15]
set_disable_timing hi_half/bnk3 -from pcg -to dout[0]
set_disable_timing hi_half/bnk3 -from pcg -to dout[1]
set_disable_timing hi_half/bnk3 -from pcg -to dout[2]
set_disable_timing hi_half/bnk3 -from pcg -to dout[3]
set_disable_timing hi_half/bnk3 -from pcg -to dout[4]
set_disable_timing hi_half/bnk3 -from pcg -to dout[5]
set_disable_timing hi_half/bnk3 -from pcg -to dout[6]
set_disable_timing hi_half/bnk3 -from pcg -to dout[7]
set_disable_timing hi_half/bnk3 -from pcg -to dout[8]
set_disable_timing hi_half/bnk3 -from pcg -to dout[9]
set_disable_timing hi_half/bnk3 -from pcg -to dout[10]
set_disable_timing hi_half/bnk3 -from pcg -to dout[11]
set_disable_timing hi_half/bnk3 -from pcg -to dout[12]
set_disable_timing hi_half/bnk3 -from pcg -to dout[13]
set_disable_timing hi_half/bnk3 -from pcg -to dout[14]
set_disable_timing hi_half/bnk3 -from pcg -to dout[15]
set_disable_timing low_half/bnk3 -from pcg -to dout[0]
set_disable_timing low_half/bnk3 -from pcg -to dout[1]
set_disable_timing low_half/bnk3 -from pcg -to dout[2]
set_disable_timing low_half/bnk3 -from pcg -to dout[3]
set_disable_timing low_half/bnk3 -from pcg -to dout[4]
set_disable_timing low_half/bnk3 -from pcg -to dout[5]
set_disable_timing low_half/bnk3 -from pcg -to dout[6]
set_disable_timing low_half/bnk3 -from pcg -to dout[7]
set_disable_timing low_half/bnk3 -from pcg -to dout[8]
set_disable_timing low_half/bnk3 -from pcg -to dout[9]
set_disable_timing low_half/bnk3 -from pcg -to dout[10]
set_disable_timing low_half/bnk3 -from pcg -to dout[11]
set_disable_timing low_half/bnk3 -from pcg -to dout[12]
set_disable_timing low_half/bnk3 -from pcg -to dout[13]
set_disable_timing low_half/bnk3 -from pcg -to dout[14]
set_disable_timing low_half/bnk3 -from pcg -to dout[15]
/*****************************************************************************/
/* check */
/*****************************************************************************/
link
check_design > module + ".lint"
/*****************************************************************************/
/* compile */
/*****************************************************************************/
compile -map_effort high -ungroup_all
/*****************************************************************************/
/* write */
/*****************************************************************************/
include "report.dc"
change_names -rules compass_rules -hierarchy
write -format edif -hierarchy -o module + ".edf" module
write -format db -hierarchy -o module + ".db" module
quit