sirawdma.c
2.58 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
/*====================================================================
* sirawdma.c
*
* Copyright 1995, Silicon Graphics, Inc.
* All Rights Reserved.
*
* This is UNPUBLISHED PROPRIETARY SOURCE CODE of Silicon Graphics,
* Inc.; the contents of this file may not be disclosed to third
* parties, copied or duplicated in any form, in whole or in part,
* without the prior written permission of Silicon Graphics, Inc.
*
* RESTRICTED RIGHTS LEGEND:
* Use, duplication or disclosure by the Government is subject to
* restrictions as set forth in subdivision (c)(1)(ii) of the Rights
* in Technical Data and Computer Software clause at DFARS
* 252.227-7013, and/or in similar or successor clauses in the FAR,
* DOD or NASA FAR Supplement. Unpublished - rights reserved under the
* Copyright Laws of the United States.
*====================================================================*/
/**************************************************************************
*
* $Revision: 1.1.1.2 $
* $Date: 2002/10/29 08:06:43 $
* $Source: /root/leakn64/depot/rf/sw/n64os20l/libultra/monegi/si/sirawdma.c,v $
*
**************************************************************************/
#include "osint.h"
#include "rcp.h"
#include "assert.h"
#include "controller.h"
/*
* Name: __osSiRawStartDma
*
* Description:
* Based on the input direction (OS_READ or OS_WRITE), setup a DMA
* transfer between RDRAM and SI device address (i.e., PIF RAM) space.
* devAddr and dramAddr specifies the DMA buffer address of the device
* memory and RDRAM, respectively, and they must be 32-bit aligned.
* size must always be 64 bytes.
* If the interface is busy, return a "-1" and abort the operation.
*
* Globals Referenced:
* None
*/
s32
__osSiRawStartDma(s32 direction, void *dramAddr)
{
#ifdef _DEBUG
/* Make sure addresses are 32-bit aligned (i.e., & 0xFFFFFFFC) */
assert(((u32)dramAddr & 0x3) == 0);
#endif
/* Check for idle device status */
if (IO_READ(SI_STATUS_REG) & (SI_STATUS_DMA_BUSY | SI_STATUS_RD_BUSY))
return(-1);
if (direction == OS_WRITE)
osWritebackDCache(dramAddr, sizeof(OSPifRam));
IO_WRITE(SI_DRAM_ADDR_REG, osVirtualToPhysical(dramAddr));
/* size is ignored since it's always a 64-byte transfer */
if (direction == OS_READ) /* SI -> RDRAM */
IO_WRITE(SI_PIF_ADDR_RD64B_REG, PIF_RAM_START);
else { /* SI <- RDRAM */
IO_WRITE(SI_PIF_ADDR_WR64B_REG, PIF_RAM_START);
}
if (direction == OS_READ)
osInvalDCache(dramAddr, sizeof(OSPifRam));
return(0);
} /* __osSiRawStartDma */