Skip to content
  • This project
    • Loading...
  • Sign in

Barry / rf-depot

Go to a project
Toggle navigation
Toggle navigation pinning
  • Projects
  • Groups
  • Snippets
  • Help
  • Project
  • Activity
  • Repository
  • Graphs
  • Network
  • Create a new issue
  • Commits
  • Issue Boards
  • Files
  • Commits
  • Network
  • Compare
  • Branches
  • Tags
Switch branch/tag
  • rf-depot
  • hw
  • chip
  • lib
  • verilog
  • jlib
  • j_an03.v
  • root's avatar
    initial commit · bc83a1ad
    bc83a1ad
    root committed 2020-05-02 05:58:04 +0000
j_an03.v 163 Bytes
Raw Blame History Permalink
1 2 3 4 5 6 7 8 9

// $Id: j_an03.v,v 1.1 2002/09/30 23:10:57 jeff Exp $

module j_an03 (z, a1, a2, a3);
    input a1, a2, a3;
    output z;

    assign z = a1 & a2 & a3;
endmodule