Skip to content
  • This project
    • Loading...
  • Sign in

Barry / rf-depot

Go to a project
Toggle navigation
Toggle navigation pinning
  • Projects
  • Groups
  • Snippets
  • Help
  • Project
  • Activity
  • Repository
  • Graphs
  • Network
  • Create a new issue
  • Commits
  • Issue Boards
  • Files
  • Commits
  • Network
  • Compare
  • Branches
  • Tags
Switch branch/tag
  • rf-depot
  • hw
  • chip
  • lib
  • verilog
  • jlib
  • j_xo02.v
  • root's avatar
    initial commit · bc83a1ad
    bc83a1ad
    root committed 2020-05-02 05:58:04 +0000
j_xo02.v 276 Bytes
Raw Blame History Permalink
1 2 3 4 5 6 7 8 9 10 11 12 13

// $Id: j_xo02.v,v 1.1 2002/09/30 23:10:58 jeff Exp $

module j_xo02 (z, a1, a2);
   input a1, a2;
   output z;

   assign z = a1 ^ a2;

   // or                   G3(N3, a1, a2);
   // nand                 G4(N4, a1, a2);
   // and                  G5(z, N3, N4);
endmodule