TDSEDFLQSBX1.v 3.57 KB
// VERSION:4.00 DATE:2001/05/14 OPENCAD Verilog LIBRARY
`timescale 1ps / 1ps
`celldefine
`ifdef verifault
    `suppress_faults
    `enable_portfaults
`endif
module TDSEDFLQSBX1 ( N01, N02, H01, H02, H03, H04, H05, H06 );
    input H01;
    input H02;
    input H03;
    input H04;
    input H05;
    input H06;
    output N01;
    output N02;
    reg notif_lssd;
    reg notifier;
    reg notifier_all;

    buf ( _H01, H01 );
    buf ( _H02, H02 );
    buf ( _H03, H03 );
    buf ( _H04, H04 );
    buf ( _H05, H05 );
    buf ( _H06, H06 );

    not ( _H02B, _H02);
    not ( _H06B, _H06);

    not ( _C001, _H02B );
    not ( _SIN01, _H04 );
    and ( _C003, _H02B, _H06B );

    LSSD opc_lssd ( _C002, _D001, _H01, _SIN01, _C001, _H05, 
                    notif_lssd, 1'b1 );

    DLSFQ_LSSD2 opc_dlsf_lssd ( _D002, _H03, 1'b1, _C002, _D001, 
                    notif_lssd, 1'b1 );

    DLSFQ ( _G001, _D002, _C003, 1'b1, _H03, notifier );
    DLSFQB ( _G001N, _D002, _C003, 1'b1, _H03, notifier );

    buf (N01, _G001);
    buf (N02, _G001N);

    // timing check flag
    wire docheck1 = ( _H02B !== 1'b0 && _H03 !== 1'b0 );
    wire docheck2 = ( _H05 !== 1'b1 && _H03 !== 1'b0 );
    wire docheck3 = ( _H03 !== 1'b0 && _H06B !== 1'b0 );
    wire docheck4 = ( _H05 !== 1'b1 );
    wire docheck5 = ( _H02B !== 1'b0 );
    wire docheck6 = ( _H02B !== 1'b1 || _H05 !== 1'b1 || _H06B !== 1'b1 );

    initial      //initialize data flags
        begin
            notif_lssd = 0;
            notifier = 0;
        end

    always @( notifier_all )
        begin
            if ( _H02B !== 1'b0 && _H05 !== 1'b1 ) notif_lssd = !notif_lssd;
            notifier = !notifier;
        end

    specify
        specparam DMY_SPC=1:1:1;
        specparam DMY_SPC2=1:1:1;

        $setup ( posedge H01, negedge H02 &&& docheck2, DMY_SPC, notif_lssd );
        $setup ( negedge H01, negedge H02 &&& docheck2, DMY_SPC, notif_lssd );
        $hold ( negedge H02, posedge H01 &&& docheck2, DMY_SPC, notif_lssd );
        $hold ( negedge H02, negedge H01 &&& docheck2, DMY_SPC, notif_lssd );

        $setup ( posedge H03, negedge H02 &&& docheck4, DMY_SPC, notif_lssd );
        $hold ( negedge H02, posedge H03 &&& docheck4, DMY_SPC, notif_lssd );

        $setup ( posedge H04, negedge H05 &&& docheck1, DMY_SPC, notif_lssd );
        $setup ( negedge H04, negedge H05 &&& docheck1, DMY_SPC, notif_lssd );
        $hold ( negedge H05, posedge H04 &&& docheck1, DMY_SPC, notif_lssd );
        $hold ( negedge H05, negedge H04 &&& docheck1, DMY_SPC, notif_lssd );

        $setup ( posedge H03, negedge H05 &&& docheck5, DMY_SPC, notif_lssd );
        $hold ( negedge H05, posedge H03 &&& docheck5, DMY_SPC, notif_lssd );

        $width ( posedge H02 &&& docheck2, DMY_SPC, 0, notif_lssd );
        $width ( negedge H02 &&& docheck3, DMY_SPC, 0, notifier );
        $width ( negedge H03 &&& docheck6, DMY_SPC, 0, notifier_all );
        $width ( posedge H05 &&& docheck1, DMY_SPC, 0, notif_lssd );
        $width ( negedge H06 &&& docheck1, DMY_SPC, 0, notifier );

        ( H02 => N01 ) = ( DMY_SPC, DMY_SPC );
        ( H02 => N02 ) = ( DMY_SPC, DMY_SPC );
        ( H03 => N01 ) = ( DMY_SPC, DMY_SPC2 );
        ( H03 => N02 ) = ( DMY_SPC2, DMY_SPC );
        ( H04 => N01 ) = ( DMY_SPC2, DMY_SPC2 );
        ( H04 => N02 ) = ( DMY_SPC2, DMY_SPC2 );
        ( H05 => N01 ) = ( DMY_SPC2, DMY_SPC2 );
        ( H05 => N02 ) = ( DMY_SPC2, DMY_SPC2 );
        ( H06 => N01 ) = ( DMY_SPC, DMY_SPC );
        ( H06 => N02 ) = ( DMY_SPC, DMY_SPC );
    endspecify

endmodule
`ifdef verifault
    `nosuppress_faults
    `disable_portfaults
`endif
`endcelldefine