vcs.max.com.rtl
4.58 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
#!/bin/csh -x
#
set BB_NEC_LIB="../../lib/verilog/nec.15"
set BB_CHIP_LIB="../../lib"
tar xzf dc_final_rom_vector.tar.gz
vcs \
#+optconfigfile+twostate.cfg +define+NEC_TEST_VECTORS \
+define+NEC_TEST_VECTORS +define+NEC_TEST_RTL +nospecify\
### filename list of HDL files \
# Controle module of simulation \
top.max.v \
\
# User module \
# Change to Broadon RTL \
'../../src/bb.v' \
\
### options of VCS \
./opc_ROM_ctrl_real.v \
./NOVeA_2K_ROM_ctrl.v \
# library assignmet \
+libext+.v \
+libext+.vp \
-y ${BB_NEC_LIB}/libverilog_udp \
-y ${BB_NEC_LIB}/testact \
-y ${BB_NEC_LIB}/clockdriver \
-y ${BB_NEC_LIB}/iobuffer \
-y ${BB_NEC_LIB}/nec_bscan \
-y ${BB_NEC_LIB}/primitive \
-y ${BB_NEC_LIB}/scan \
-y ${BB_NEC_LIB}/special \
-y ${BB_NEC_LIB}/nec_scan \
-y ${BB_NEC_LIB}/gating \
-y ${BB_NEC_LIB}/oscillator \
-y ${BB_NEC_LIB}/memories \
-y ${BB_NEC_LIB}/verilog_udp \
-y ${BB_CHIP_LIB}/verilog/r4300\
#-y '/vcs/dummy_model/analog' \
# -y /home/product/BBProject/bblib/RevA/CSR/current/lib/common/verilog/BINV \
-y ${BB_CHIP_LIB}/usb_arc/verilog \
# -y /home/product/BBProject/bblib/RevA/SRAM_ROM/current/lib/CB12/cmos_1.5V \
# -y /home/product/BBProject/bblib/RevA/CSR/current/lib/CB12/cmos_1.5V/verilog/dummy_model/ABD3835BM \
-v ${BB_CHIP_LIB}/verilog/virage/nvcp_nc15gfh.v \
-v ${BB_CHIP_LIB}/verilog/virage/NMS_16x32/nvrm_nc15gfh_16x32.v \
-v ${BB_CHIP_LIB}/verilog/virage/NMS_64x32/nvrm_nc15gfh_64x32.v \
-v ${BB_CHIP_LIB}/verilog/virage/nvcp_nc15gfh.v \
-v ${BB_CHIP_LIB}/verilog/virage/NMS_16x32/nvrm_nc15gfh_16x32.v \
-v ${BB_CHIP_LIB}/verilog/virage/NMS_64x32/nvrm_nc15gfh_64x32.v \
-v ${BB_NEC_LIB}/special/AAPLSVRH.vp \
-v ${BB_NEC_LIB}/special/ABPLSSCH_3.vp \
-v ${BB_CHIP_LIB}/verilog/r4300/ABPLSSCH_cpu.vp \
-y ${BB_CHIP_LIB}/../bcp/jtag/src \
-y ${BB_CHIP_LIB}/verilog/ricoh_encoder \
-v ${BB_CHIP_LIB}/verilog/ricoh_encoder/A5C382CORE.v \
-y ${BB_CHIP_LIB}/verilog/virage \
-y ${BB_CHIP_LIB}/verilog/virage/NMS_64x32 \
-y ${BB_CHIP_LIB}/verilog/virage/NMS_16x32 \
-y ${BB_CHIP_LIB}/verilog/usb_pad \
-y ${BB_CHIP_LIB}/../bcp/src \
-y ${BB_CHIP_LIB}/../bcp/rsp/src \
-y ${BB_CHIP_LIB}/../bcp/ai/src \
-y ${BB_CHIP_LIB}/../bcp/arb/src \
-y ${BB_CHIP_LIB}/../bcp/mi/src \
-y ${BB_CHIP_LIB}/../bcp/rdp/src \
-y ${BB_CHIP_LIB}/../bcp/pi/src \
-y ${BB_CHIP_LIB}/../bcp/si/src \
-y ${BB_CHIP_LIB}/../bcp/ri/src \
-y ${BB_CHIP_LIB}/../bcp/ui/src \
-y ${BB_CHIP_LIB}/../bcp/rdp/src \
-y ${BB_CHIP_LIB}/../bcp/vi/src \
-y ${BB_CHIP_LIB}/../bcp/at/src \
-y ${BB_CHIP_LIB}/../bcp/cc/src \
-y ${BB_CHIP_LIB}/../bcp/cv/src \
-y ${BB_CHIP_LIB}/../bcp/dm/src \
-y ${BB_CHIP_LIB}/../bcp/ew/src \
-y ${BB_CHIP_LIB}/../bcp/jtag/src \
-y ${BB_CHIP_LIB}/../bcp/ms/src \
-y ${BB_CHIP_LIB}/../bcp/st/src \
-y ${BB_CHIP_LIB}/../bcp/tc/src \
-y ${BB_CHIP_LIB}/../bcp/tm/src \
-y ${BB_CHIP_LIB}/../bcp/ar/src \
-y ${BB_CHIP_LIB}/../bcp/bl/src \
-y ${BB_CHIP_LIB}/../bcp/cs/src \
-y ${BB_CHIP_LIB}/../bcp/ep/src \
-y ${BB_CHIP_LIB}/../bcp/io/src \
-y ${BB_CHIP_LIB}/../bcp/ls/src \
-y ${BB_CHIP_LIB}/../bcp/sb/src \
-y ${BB_CHIP_LIB}/../bcp/su/src \
-y ${BB_CHIP_LIB}/../bcp/tf/src \
-y ${BB_CHIP_LIB}/../bcp/vu/src \
-y ${BB_CHIP_LIB}/verilog/jlib \
-y ${BB_CHIP_LIB}/cast/aes_cbc_d/src \
+incdir+${BB_CHIP_LIB}/../include \
+incdir+${BB_CHIP_LIB}/../bcp/su/src \
+incdir+${BB_CHIP_LIB}/../bcp/vu/src \
+incdir+${BB_CHIP_LIB}/../bcp/ms/src \
+incdir+${BB_CHIP_LIB}/../lib/usb_arc/verilog \
# -v /home/product/BBProject/bblib/RevA/VR4300/current/NB4300V01_ver22b.vp \
\
# controle of logging \
-V -l all_dc.pat0.max.vcs.log \
\
-o simv.max \
\
# incremental compile mode \
-Mupdate \
-Mdirectory=./csrc.max \
\
# controle of simulation mode \
+maxdelays # delay mode setting \
\
# disables to issue the warning message \
+nowarnTFNPC # about floating ports \
\
# set the pulse transfer mode \
+transport_path_delays +pulse_r/0 \
+transport_int_delays +pulse_int_r/0 \
\
+notimingchecks # -timing_xgen & -timing_message off \
+pulse_e/0 +pulse_int_e/0 # spike through mode \
\
if ( ${status} ) exit 1
./simv.max \
\
# controle of logging \
-V -a all_dc.pat0.max.vcs.log \
\
+vcdon \
if ( ${status} ) exit 1