do_sim_nle_bst
4.11 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
#!/bin/csh -f
#
# Shell script for generating tabular trace file
#
# Usage: do_sim <test>
#
#
# 12/30/94 TD
#
if ( $#argv != 1 ) then
echo "Usage: $0 <test>"
exit
endif
vlsishell << EOF
set echo on
####################################
# invoke qsim and load netlist
####################################
qsim
mode compassqsim
simparms transistorDelay 0.1
select model pc3cl3
select model pc3cl3w
load (pipe) [nle]rcp_mda_bst
####################################
# setup environment
####################################
radix 16
options bidirConflict
options failTestOnZ
#trace (static, tabular)
options tabularReportOnChange
trace (dynamic, tabular)
#trace (dynamic)
####################################
# rambus pullup resistors
####################################
#transistor P vss rac_0.U1.U1.BusEnable vdd
#transistor P vss rac_0.U1.U1.BusCtrl vdd
#transistor P vss rac_0.U1.U1.BusData[8] vdd
#transistor P vss rac_0.U1.U1.BusData[7] vdd
#transistor P vss rac_0.U1.U1.BusData[6] vdd
#transistor P vss rac_0.U1.U1.BusData[5] vdd
#transistor P vss rac_0.U1.U1.BusData[4] vdd
#transistor P vss rac_0.U1.U1.BusData[3] vdd
#transistor P vss rac_0.U1.U1.BusData[2] vdd
#transistor P vss rac_0.U1.U1.BusData[1] vdd
#transistor P vss rac_0.U1.U1.BusData[0] vdd
####################################
# display current environment
####################################
#preprocess
simparms
options
trace
modeloptions
####################################
# bus and signal aliases
####################################
vector vbus_data_pad[6:0]
vector sys_ad_pad[31:0]
vector sys_cmd_pad[4:0]
vector ad16_data_pad[15:0]
equiv sys_ad_enable_l[0] sys_ad_pad_oen
equiv sys_ad_enable_l[0] sys_cmd_pad_oen
equiv tst_ad16_enable_l[0] ad16_data_pad_oen
equiv vclk_enable_l vclk_pad_oen
equiv rac_0.U1.U1.BusClk tx_clk
equiv rac_0.U1.U1.Vref v_ref
equiv rac_0.U1.U1.CCtlPgm c_ctl_pgm
equiv rac_0.U1.U1.BusClk rx_clk
equiv rac_0.U1.U1.BusEnable bus_enable_rac
equiv rac_0.U1.U1.BusCtrl bus_ctrl_rac_i
equiv rac_0.U1.U1.BusCtrl bus_ctrl_rac_o
equiv rac_0.U1.U1.BusData[8] bus_data_rac_i[8]
equiv rac_0.U1.U1.BusData[7] bus_data_rac_i[7]
equiv rac_0.U1.U1.BusData[6] bus_data_rac_i[6]
equiv rac_0.U1.U1.BusData[5] bus_data_rac_i[5]
equiv rac_0.U1.U1.BusData[4] bus_data_rac_i[4]
equiv rac_0.U1.U1.BusData[3] bus_data_rac_i[3]
equiv rac_0.U1.U1.BusData[2] bus_data_rac_i[2]
equiv rac_0.U1.U1.BusData[1] bus_data_rac_i[1]
equiv rac_0.U1.U1.BusData[0] bus_data_rac_i[0]
vector rac_0.U1.U1.BusData[8:0]
vector bus_data_rac_o[8:0] rac_0.U1.U1.BusData[8:0]
####################################
# list signals to be dumped in trace file
####################################
#watch tx_clk
#
#watch reset_l_pad
#watch test_pad
#watch p_valid_pad
#watch v_ref
#watch c_ctl_pgm
#watch pif_rsp_pad
##
#watch mclock_pad
#watch e_valid_pad
#watch e_ok_pad
#watch int_pad
#watch rx_clk
#watch ad16_aleh_pad
#watch ad16_alel_pad
#watch ad16_read_pad
#watch ad16_write_pad
#watch pif_cmd_pad
#watch pif_clock_pad
#watch abus_data_pad
#watch abus_word_pad
#watch abus_clock_pad
#watch vbus_data_pad
#watch vbus_sync_pad
##
#watch sys_ad_pad
#watch sys_ad_pad_oen
#watch sys_cmd_pad
#watch sys_cmd_pad_oen
#watch ad16_data_pad
#watch ad16_data_pad_oen
#watch vclk_pad
#watch vclk_pad_oen
## rambus interface
#watch bus_enable_rac
#watch bus_ctrl_rac_o
#watch bus_data_rac_o[8:0]
####################################
# open trc file
####################################
# output (only) [trc]$1_nle_bst
####################################
# load sim file
####################################
load [sim]$1
####################################
# close trc file
####################################
# output .
####################################
# display % of nodes toggled
####################################
toggles (totals)
q
q
EOF