tc_tilemem.ss 1.49 KB

/* setup aliases */

alias set_default_operating_conditions "set_operating_conditions NOM -library rcp.db; \
				        set_wire_load 128000 -mode top;"
alias set_default_timing_constraints "create_clock gclk -period 14.0 -waveform {0 8.0}; \
				      set_input_delay 2.0 -clock gclk all_inputs(); \
				      set_output_delay 2.0 -clock gclk all_outputs(); \
				      max_delay 2.0 -to all_outputs(); \
				      set_load 0.2 all_outputs();"

/* set up a new search path */
search_path = search_path + "../../inc"

/* read the verilog sources */
read -f verilog ../src/tc_tilemem.v

current_design = tc_tilemem

set_driving_cell -none { gclk }
set_drive 0 { gclk }
set_arrival 0 gclk
set_dont_use {ne35hd130d/mbnfnq ne35hd130d/mbnfnr ne35hd130d/lanfnb ne35hd130d/lanfnh ne35hd130d/labfnb ne35hd130d/labfnh ne35hd130d/lacfnb ne35hd130d/lacfnh ne35hd130d/lactnb ne35hd130d/lactnh ne35hd130d/lapfnb}

max_area 0

link 

check_design > tc_tilemem.lint

/* set timing constraints */
set_default_operating_conditions

create_clock gclk -period 16.0 -waveform {8.0 16.0}

set_max_transition 3.0 current_design;

set_input_delay 2.0 -clock gclk all_inputs();
set_driving_cell -cell dfntnh  all_inputs();
set_output_delay 2.0 -clock gclk all_outputs()
set_load 0.08 all_outputs()
set_driving_cell -none  {gclk}
set_drive 0 {gclk}
set_dont_touch_network { gclk }

/* synthesize */
compile -map_effort high -ungroup_all

report -reference

report_constraint -all_violators

write -f edif -o tc_tilemem.edf -hier tc_tilemem

quit