tst_ba.ss
1.77 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
/*****************************************************************************/
/* custom variables */
/*****************************************************************************/
module = "tst"
/*****************************************************************************/
/* set the path and read */
/*****************************************************************************/
search_path = search_path + "../../../syn" + ".."
bus_naming_style = "%s(%d)"
bus_extraction_style = "%s(%d..%d)"
bus_range_separator_style = ".."
bus_dimension_separator_style = ")("
bus_inference_style ="%s(%d)"
bus_minus_style ="-%d"
bus_inference_descending_sort = "true"
read -f edif module + ".edf"
/*****************************************************************************/
/* manual netlist changes */
/*****************************************************************************/
current_design = module
link
check_design > module + ".lint"
/*****************************************************************************/
/* constraints */
/*****************************************************************************/
include module + ".tmg"
set_wire_load wire_load -mode top
/*****************************************************************************/
/* reports */
/*****************************************************************************/
report_reference
report_constraint -all_violators
reset_design
include module + ".tmg"
include module + ".NetParasitics"
report_constraint -all_violators
quit