Makefile
1.34 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
#!smake
#
# Make symbols from verilog source
#
#
# PR Defs
#
PRDEPTH = ../../../..
include $(PRDEPTH)/PRdefs
#
# SGI Common Rules
#
include $(PRDEPTH)/PRrules
#
# Tools
#
#
# Sources, make links or copy for now
#
HW = $(PRDEPTH)/hw/chip/rcp
VERILOG = $(HW)/bl/src/bl.v \
$(HW)/cc/src/cc.v \
$(HW)/tf/src/tf.v \
$(HW)/tm/src/tm.v \
$(HW)/tc/src/tc.v \
$(HW)/cv/src/cv.v \
$(HW)/cv/src/cvg.v \
$(HW)/ew/src/ew.v \
$(HW)/ep/src/ep.v \
$(HW)/at/src/at.v \
$(HW)/cs/src/cs.v \
$(PRDEPTH)/rdpsim/test/rdp/gclock.v \
$(HW)/rdp/src/rdp_ms.v \
./ms.v
VERILOGDIRS = $(VERILOG:H)
SYMNAMES = $(VERILOG:T)
SYMBOLS = $(SYMNAMES:.v=.sym)
#
# Set path to find verilog sources
#
.PATH: $(VERILOGDIRS)
#
# Default Targets
#
TARGETS = rdp_c rdp_v
LDIRT = *.asy *.err $(SYMBOLS) csgclk.sym csclk.sym st.sym rdp_c.1 \
rdp_v.1 rdp_vms.1
default install: $(TARGETS)
#
# Some ecs utilities expect a 'binary./ini' in /tmp
#
/tmp/binary.ini:
$(MAKEINI)
#
# Make symbols for all top levels
#
symbols: /tmp/binary.ini $(SYMBOLS)
- ln -s ../../cs/Wir/csclk.sym . > /dev/null
- ln -s ../../cs/Wir/csgclk.sym . > /dev/null
- ln -s ../../st/Wir/st.sym . > /dev/null
rdp_c: /tmp/binary.ini symbols rdp_c.sch
$(ECS2VL) $* $*.1
rdp_v: /tmp/binary.ini symbols rdp_v.sch mspan.sym driver.sym
$(ECS2VL) $* $*.1