clk1382_m.stim.v
1.14 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
// STIM FILE: This is a part of verilog-stimulus set.
// Created by opc_alb2veri version 2.2.1_64
// at Wed Oct 30 23:10:55 2002
// from ./tmp_trc2alb.13712.alb
// End Time = 13500000[0.001NS]
`ifdef OPC_VSH_VER
`define OPC_ALB2VERI_VER 221
`endif
`define PATTERN_RESO_CHK // NULL
parameter change = 681 ;
parameter width = 41 ;
reg [1:width] pattern [1:change] ;
reg [1:64] trigger [1:change] ;
integer i ;
assign {
YOUT7_o, YOUT6_o, YOUT5_o, YOUT4_o, YOUT3_o, YOUT2_o, YOUT1_o, YOUT0_o,
VOUT7_o, VOUT6_o, VOUT5_o, VOUT4_o, VOUT3_o, VOUT2_o, VOUT1_o, VOUT0_o,
PTSYNCB_i, PTRAPB_O_o, PTRAPB_I_i, PTESTI0_i, PTCLK_i, PSRGB6_i, PSRGB5_i,
PSRGB4_i, PSRGB3_i, PSRGB2_i, PSRGB1_i, PSRGB0_i, PNTPL_i, PMPAL_O_o,
PMPAL_I_i, PCSYNCB_o, COUT7_o, COUT6_o, COUT5_o, COUT4_o, COUT3_o, COUT2_o,
COUT1_o, COUT0_o, CLK24DAC_o
} = $getpattern( pattern[i] ) ;
initial
begin
#(64'h 0000000000cdfe60) if ( $test$plusargs( "stop" )) $stop(2); $finish(2);
end
initial
begin
$readmemh( "clk1382_m.trig.v", trigger ) ;
$readmemb( "clk1382_m.code.v", pattern ) ;
for ( i = 0 ; i < change ; i = i + 1 ) #(trigger[i+1]) ;
end