bbsoc_min.tcl
3.69 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
set timing_disable_internal_inout_cell_paths true
set report_default_significant_digits 3
set search_path { . \
/opc/cb12_V3.1.0/solaris/lib/CB12/common/synopsys/analog \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/clockdriver \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/iobuffer \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/nec_bscan \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/nec_scan \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/primitive \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/scan \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/script \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/special \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/testact \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/softmacro \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/gating \
/opc/cb12_V3.1.0/solaris/lib/common/synopsys/oscillator \
/netfas5/design/bbsoc/bblib/RevA/CSR/current/lib/common/synopsys/ABD3835BM \
/netfas5/design/bbsoc/bblib/RevA/CSR/current/lib/common/synopsys/USB1 \
/netfas5/design/bbsoc/bblib/RevA/CSR/current/lib/common/synopsys/BINV \
/netfas5/design/bbsoc/bblib/RevA/SRAM_ROM/current/lib/CB12/cmos_1.5V \
/netfas5/design/bbsoc/bblib/RevA/VR4300/current \
/netfas5/design/bbsoc/bblib/RevA/Virage_PU3/current/nvcp_nc15gfh \
/netfas5/design/bbsoc/bblib/RevA/Virage_PU3/current/nvrm_nc15gfh_16x32 \
/netfas5/design/bbsoc/bblib/RevA/Virage_PU3/current/nvrm_nc15gfh_64x32 \
}
set link_path { * \
\
analog.db \
clockdriver.db \
iobuffer.db \
nec_bscan.db \
nec_scan.db \
primitive.db \
scan.db \
special.db \
testact.db \
gating.db \
oscillator.db \
ABD3835BM.db \
USB1.db \
BINV.db \
WBROMSMHS2048W16C5N01_STA.db \
WBROMSMHS4096W32C5N01_STA.db \
WBSRAMDHDWR32W32C2_STA.db \
WBSRAMDHDWR32W72C2_STA.db \
WBSRAMMDWQR32W8C2_STA.db \
WBSRAMSHS128W8C3_STA.db \
WBSRAMSHS256W16C3B8_STA.db \
WBSRAMSHS256W41C3_STA.db \
WBSRAMSHS256W64C3B8_STA.db \
WBSRAMSHS4096W32C4B8_STA.db \
WBSRAMSHS512W64C3_STA.db \
NB4300V01_MAX_STA.db \
nvcp_nc15gfh_MAX_STA.db \
nvrm_nc15gfh_16x32_MAX_STA.db \
nvrm_nc15gfh_64x32_MAX_STA.db \
}
#################################
# Read Netlist
#################################
read_verilog ../../Verilog_Output/bb_layout.v
current_design bb
link
#################################
# timing analysis at min mode.
#################################
# Complete Sdf
read_sdf \
-analysis_type on_chip_variation \
-max_type sdf_min \
-min_type sdf_min \
../../bb.Universal.sdf1
#################################
# constraints
#################################
source ../sysclk.tcl
source ../memclk.tcl
source ../vclock.tcl
source ../usbclk.tcl
source ../others.tcl
source ../fixes.tcl
#####################################
# clock uncertainty for Hold Margin
#####################################
set_clock_uncertainty 0.1 SYSCLK
set_clock_uncertainty 0.1 MEMCLK
set_clock_uncertainty 0.1 VCLOCk
set_clock_uncertainty 0.1 USBCLK
set_clock_uncertainty 0.1 DBGCLK
set_clock_uncertainty 0.1 JTAGCLK
set_clock_uncertainty 0.3 -from MEMCLK -to SYSCLK
set_clock_uncertainty 0.3 -from SYSCLK -to MEMCLK
#################################
# report
#################################
update_timing
report_constraint -all_violators -min_delay > rep.min.viol
report_constraint -all_violators -min_delay -verbose > rep.min.viol.verbose
report_clock > rep.min.clock
report_clock -skew >> rep.min.clock
source ../io_ddr.tcl
source ../io_ddrctl_OUT.tcl
source ../io_flash_IN.tcl
source ../io_flash_OUT.tcl
source ../io_gpio_IN.tcl
source ../io_gpio_OUT.tcl
source ../io_jchan_IN.tcl
source ../io_jchan_OUT.tcl
source ../io_usb_IN.tcl
source ../io_usb_OUT.tcl
source ../io_video_audio_OUT.tcl
source ../io_test_IN.tcl
source ../io_test_OUT.tcl
quit