test.0
2.62 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
####################################################
# this file produced by tab2sim #
# #
# tab2sim written by Rob Moore #
# Silicon Graphics, Inc. #
# November 1994 #
####################################################
alias i inputs
alias c charged
alias t test
forced high vdd
forced low vss
echo #
echo # Test all signal types, tab2sim
echo #
clock gclk 0(8.00) 1(8.00)
echo #sig_g[63:0] @V
echo # Tristate output example
echo #sig_f[8:0] @O @S 14 @V tsig_f_dv
echo #sig_f_dv @O @S 2
echo #tsig_f_dv @V
echo #original sim at cycle :0 absolute time:0.00
s 1.00
l sig_d
s 1.00
i 'h0 sig_a
s 1.00
c * sig_c
s 2.00
t sig_c 'h00
s 10.00
t sig_b 'h0
s 2.00
h sig_d
s 1.00
i 'h1 sig_a
s 1.00
i 'h00 sig_c
s 12.00
t sig_b 'h1
s 2.00
l sig_d
s 1.00
i 'h2 sig_a
s 1.00
c * sig_c
s 12.00
t sig_b 'h0
t sig_e 'h555
s 2.00
h sig_d
s 1.00
i 'h3 sig_a
s 1.00
i 'h11 sig_c
s 12.00
t sig_b 'h1
t sig_e 'haaa
s 2.00
l sig_d
s 1.00
i 'h4 sig_a
s 1.00
c * sig_c
s 2.00
t sig_c 'h22
s 10.00
t sig_b 'h1
s 2.00
h sig_d
s 2.00
i 'h22 sig_c
s 12.00
t sig_b 'h1
s 2.00
l sig_d
s 2.00
c * sig_c
s 2.00
t sig_c 'h33
s 10.00
t sig_b 'h0
t sig_e 'h555
s 2.00
h sig_d
s 1.00
i 'h7 sig_a
s 1.00
i 'h33 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 3.00
i 'h8 sig_a
s 1.00
i 'h44 sig_c
s 12.00
t sig_b 'h1
s 4.00
i 'h44 sig_c
s 12.00
t sig_b 'h1
s 2.00
l sig_d
s 1.00
i 'ha sig_a
s 1.00
c * sig_c
s 12.00
t sig_b 'h1
t sig_e 'h555
s 2.00
h sig_d
s 1.00
i 'hb sig_a
s 1.00
i 'h55 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 3.00
i 'hc sig_a
s 1.00
i 'h66 sig_c
s 12.00
t sig_b 'h0
s 3.00
i 'hd sig_a
s 1.00
i 'h66 sig_c
s 12.00
t sig_b 'h1
s 3.00
i 'he sig_a
s 1.00
i 'h77 sig_c
s 12.00
t sig_b 'h1
t sig_e 'h555
s 3.00
i 'hf sig_a
s 1.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 1.00
echo #original sim at cycle :20 absolute time:320.00
s 3.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 4.00
i 'h77 sig_c
s 12.00
t sig_b 'h0
t sig_e 'haaa
s 0.00