tst.parscr
740 Bytes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
#!/bin/csh -f
#
# CHIPCOMP
#
vlsishell << EOF
set echo on
utility chipcomp
load [nls]tst
load [flr]tst_conn_seeds
floor areas off
guidance off
floor property off
seed cell instances off
pad/conn seed on
net weight off
net width off
max capacitance off
ECO placement off
path delays off
clk net info off
accept
floor
floor plan row
number of rows 9
routing area factor 0.5
operating frequency 65M
accept
set up
initial placement v/h weight 1.5
initial placement optimize method high
improve vertical weight 3
improve horizontal weight 2
improve optimize on
add power strap on
accept
seed clock nets
add 1
(1, netname) clock
(1, frequency) 70M
(1, branchwidth) 8
accept
placeBK
placecel
improvCel
routecel
save
info
quit
exit
EOF
#