Makefile
1.5 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
#
#####################################################
# Verilog source files #
#####################################################
SRCDIR = ../src
VU_SRCS = $(SRCDIR)/vu.v
VUSL_SRCS = $(SRCDIR)/vusl.v vuctl.edf vmult.edf vudp.edf
DIV_SRCS = $(SRCDIR)/div.v divctl.edf $(SRCDIR)/fake_div_rom.v
default : vu.edf
vu.edf: vu.ss vu.con $(VU_SRCS) vusl.edf div.edf
dc_shell -f vu.ss | tee vu.synlog
vusl.edf: vusl.ss vusl.con $(VUSL_SRCS)
dc_shell -f vusl.ss | tee vusl.synlog
vuctl.edf: vuctl.ss vuctl.con $(SRCDIR)/vuctl.v vuctlsl.edf
dc_shell -f vuctl.ss | tee vuctl.synlog
vuctlsl.edf: vuctlsl.ss vuctlsl.con $(SRCDIR)/vuctlsl.v rnumdec.edf
dc_shell -f vuctlsl.ss | tee vuctlsl.synlog
rnumdec.edf: rnumdec.ss rnumdec.con $(SRCDIR)/rnumdec.v regfile_decode.edf
dc_shell -f rnumdec.ss | tee rnumdec.synlog
regfile_decode.edf: regfile_decode.ss $(SRCDIR)/../../rsp/src/regfile_decode.v
dc_shell -f regfile_decode.ss | tee regfile_decode.synlog
vmult.edf: vmult.ss $(SRCDIR)/vmult.v
dc_shell -f vmult.ss | tee vmult.synlog
vudp.edf: vudp.ss $(SRCDIR)/vudp.v
dc_shell -f vudp.ss | tee vudp.synlog
div.edf: div.ss $(DIV_SRCS)
dc_shell -f div.ss | tee div.synlog
divctl.edf: divctl.ss $(SRCDIR)/divctl.v
dc_shell -f divctl.ss | tee divctl.synlog
#div_rom.edf: div_rom.ss $(SRCDIR)/fake_div_rom.v
# dc_shell -f div_rom.ss | tee div_rom.synlog
PRDEPTH=../../../../..
include $(PRDEPTH)/PRdefs
include $(PRDEPTH)/PRrules
LDIRT = *.log *.edf *.lint *.synlog *.vsyn