module ck01d4 (c, cn, clk);
   input clk;
   output c, cn;
   buf                  E0(cn, J$cn);
   not                  G3(J$cn, clk),
                        G4(c, J$cn);
endmodule