Makefile
1.69 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
# Makefile for Compass standard cell blocks - AT (Attribute Buffers)
#
# Created by Matthew Rohm 6/3/94
# Modified by Phil Gossett 10/25/94
#
#####################################################
# Include the generic Makefile #
# - you MUST include this file - #
#####################################################
include /ecad/reality/include/Makefile.incl
#####################################################
# Verilog source definitions #
# #
# - you MUST define all the verilog files #
# necessary to compile a particular module. #
# this provides dependency checking, you do not #
# need to define the macro libraries you use, #
# unless you want dependency checking on them. #
# - remember that "make" is sensitive about #
# spaces as opposed to tabs. #
#####################################################
AT = "at.v at_ew.v at_tc.v at_cc.v at_bl.v at_ms.v \
at_latch1.v at_latch3.v at_latch23.v \
at_latch32.v at_latch56.v at_latch64.v \
at_ctw2.v at_ctw3.v at_ctw4.v \
at_ctr2.v at_ctr3.v at_ctr4.v \
at_ctrn.v "
################################################
# targets #
# #
# - these are dummy targets that are useful #
# for re-calling make with the appropriate #
# variables and targets. don't expect to #
# find a file called "block".syn #
################################################
at.syn:
make BLOCK="at" VSRCS=$(AT) syn
at.sch: at.syn
make BLOCK="at" sch
at.apr: at.syn
make BLOCK="at" apr