Makefile
3.61 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
# Makefile for Compass standard cell blocks - CC (Color Combine Unit)
#
# Created by Matthew Rohm 6/3/94
# Modified by Phil Gossett 9/16/94
#
#####################################################
# Include the generic Makefile #
# - you MUST include this file - #
#####################################################
include /ecad/reality/include/Makefile.incl
#####################################################
# Verilog source definitions #
# #
# - you MUST define all the verilog files #
# necessary to compile a particular module. #
# this provides dependency checking, you do not #
# need to define the macro libraries you use, #
# unless you want dependency checking on them. #
# - remember that "make" is sensitive about #
# spaces as opposed to tabs. #
#####################################################
CC_LERP_CSA_ADD12 = "cc_lerp_csa_add12.v"
CC_LERP_CSA = "cc_lerp_csa.v \
cc_lerp_csa_fa8.v cc_lerp_csa_fa9.v \
cc_lerp_csa_fa10.v cc_lerp_csa_fa11.v cc_lerp_csa_fa14.v \
cc_lerp_csa_ha1.v cc_lerp_csa_ha3.v cc_lerp_csa_ha5.v \
cc_lerp_csa_faso.v cc_lerp_csa_add12.v"
CC_LERP_BOOTH = "cc_lerp_booth.v \
cc_lerp_booth0.v cc_lerp_booth7.v cc_lerp_booth8.v"
CC_LERP = "cc_lerp.v \
cc_lerp_booth.v \
cc_lerp_booth0.v cc_lerp_booth7.v cc_lerp_booth8.v \
cc_lerp_csa.v \
cc_lerp_csa_fa8.v cc_lerp_csa_fa9.v \
cc_lerp_csa_fa10.v cc_lerp_csa_fa11.v cc_lerp_csa_fa14.v \
cc_lerp_csa_ha1.v cc_lerp_csa_ha3.v cc_lerp_csa_ha5.v \
cc_lerp_csa_faso.v cc_lerp_csa_add12.v"
CC_ADD12 = "cc_add12.v"
CC_EDGE_CTRL = "cc_edge_ctrl.v"
CC_EDGE_ADD = "cc_edge_add.v"
CC_EDGE_BOOTH = "cc_edge_booth.v cc_edge_booth0.v cc_edge_booth2.v"
CC_EDGE_CSA = "cc_edge_csa.v"
CC_EDGE_DIV = "cc_edge_div.v"
CC = "cc.v \
cc_abs16n.v cc_add12.v cc_inc4.v \
cc_key_clamp.v cc_key_gt.v cc_key_mux.v \
cc_mxxr.v cc_mxxa.v cc_mxyr.v cc_mxya.v \
cc_mxar.v cc_mxaa.v cc_mxcr.v cc_mxca.v \
cc_lerp.v \
cc_lerp_booth.v \
cc_lerp_booth0.v cc_lerp_booth7.v cc_lerp_booth8.v \
cc_lerp_csa.v \
cc_lerp_csa_fa8.v cc_lerp_csa_fa9.v \
cc_lerp_csa_fa10.v cc_lerp_csa_fa11.v cc_lerp_csa_fa14.v \
cc_lerp_csa_ha1.v cc_lerp_csa_ha3.v cc_lerp_csa_ha5.v \
cc_lerp_csa_faso.v cc_lerp_csa_add12.v \
cc_edge_ctrl.v cc_edge_add.v \
cc_edge_booth.v cc_edge_booth0.v cc_edge_booth2.v \
cc_edge_csa.v cc_edge_div.v"
################################################
# targets #
# #
# - these are dummy targets that are useful #
# for re-calling make with the appropriate #
# variables and targets. don't expect to #
# find a file called "block".syn #
################################################
cc_lerp_csa_add12.syn:
make BLOCK="cc_lerp_csa_add12" VSRCS=$(CC_LERP_CSA_ADD12) syn
cc_lerp_csa.syn:
make BLOCK="cc_lerp_csa" VSRCS=$(CC_LERP_CSA) syn
cc_lerp_booth.syn:
make BLOCK="cc_lerp_booth" VSRCS=$(CC_LERP_BOOTH) syn
cc_lerp.syn:
make BLOCK="cc_lerp" VSRCS=$(CC_LERP) syn
cc_add12.syn:
make BLOCK="cc_add12" VSRCS=$(CC_ADD12) syn
cc_edge_ctrl.syn:
make BLOCK="cc_edge_ctrl" VSRCS=$(CC_EDGE_CTRL) syn
cc_edge_add.syn:
make BLOCK="cc_edge_add" VSRCS=$(CC_EDGE_ADD) syn
cc_edge_booth.syn:
make BLOCK="cc_edge_booth" VSRCS=$(CC_EDGE_BOOTH) syn
cc_edge_csa.syn:
make BLOCK="cc_edge_csa" VSRCS=$(CC_EDGE_CSA) syn
cc_edge_div.syn:
make BLOCK="cc_edge_div" VSRCS=$(CC_EDGE_DIV) syn
cc.syn:
make BLOCK="cc" VSRCS=$(CC) syn
cc.sch: cc.syn
make BLOCK="cc" sch
cc.apr: cc.syn
make BLOCK="cc" apr