rcp.ss
4.07 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
/*****************************************************************************/
/* custom variables */
/*****************************************************************************/
module = "rcp"
/*****************************************************************************/
/* bus naming style */
/*****************************************************************************/
bus_naming_style = "%s(%d)"
bus_extraction_style = "%s(%d..%d)"
bus_range_separator_style = ".."
bus_dimension_separator_style = ")("
bus_inference_style ="%s(%d)"
bus_minus_style ="-%d"
bus_inference_descending_sort = "true"
/*****************************************************************************/
/* set the path and read */
/*****************************************************************************/
search_path = search_path + "../syn" + "../inc"
read -format edif rcp_top.edf
read -format edif bl_logic/bl_logic.edf
read -format edif cc_logic/cc_logic.edf
read -format edif cs_ew_cv_grp/cs_ew_cv_grp.edf
read -format edif cs_ew_cv_grp/cs_ew_cv.edf
read -format edif div/div.edf
read -format edif div/divctl.edf
read -format edif if_logic/if_logic.edf
read -format edif io_logic/io_logic.edf
read -format edif ls/ls.edf
read -format edif ms_grp/ms_grp.edf
read -format edif ms_grp/ms_upper.edf
read -format edif ms_grp/ms_lower.edf
read -format edif pads/top_pads.edf
read -format edif pads/bot_pads.edf
read -format edif pads/left_pads.edf
read -format edif pads/right_pads.edf
read -format edif pi/pi.edf
read -format edif pi/pi_logic.edf
read -format edif ri/ri.edf
read -format edif su/su.edf
read -format edif tc_logic/tc_logic.edf
read -format edif tf_logic/tf_logic.edf
read -format edif tm_grp/tm_grp.edf
read -format edif tm_grp/tm_logic.edf
read -format edif tst/tst.edf
read -format edif vclk_driver/vclk_driver.edf
read -format edif vi/vi.edf
read -format edif vi/vi_grp.edf
read -format edif vi/vi_pipe.edf
read -format edif vurfctl/vurfctl.edf
read -format edif vusl/vusl.edf
/*****************************************************************************/
/* check */
/*****************************************************************************/
current_design = rcp
link
check_design > rcp.lint
/*****************************************************************************/
/* write db */
/*****************************************************************************/
write -format db -hierarchy -o rcp.db rcp
/*****************************************************************************/
/* reports */
/*****************************************************************************/
report_hierarchy
report_routability
/*****************************************************************************/
/* bus naming style */
/*****************************************************************************/
bus_naming_style = "%s[%d]"
bus_extraction_style = "%s[%d:%d]"
bus_range_separator_style = ":"
bus_dimension_separator_style = "]["
bus_inference_style ="%s[%d]"
bus_minus_style ="-%d"
bus_inference_descending_sort = "true"
/*****************************************************************************/
/* change names */
/*****************************************************************************/
/* map at-sign to slash */
define_name_rules reverse_rule4 -restricted "@" -replacement_char "/"
change_names -rules reverse_rule4 -hierarchy
/*****************************************************************************/
/* write design */
/*****************************************************************************/
write -format verilog -hierarchy -o rcp.vsyn rcp
quit