dma12.s
60.3 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
/************************************************************************
DMA WRITE TESTS: File #2
************************************************************************/
.word 0x1476442E
.word 0x656E5387
.word 0x07C54C02
.word 0x7DDD6E62
.word 0x541852E3
.word 0x23644031
.word 0x4C841762
.word 0x495A15D2
.word 0x00227571
.word 0x115761E8
.word 0x53BE3C9D
.word 0x4AC7337A
.word 0x0A452E0B
.word 0x5F317A4A
.word 0x67ED5E34
.word 0x374534F7
.word 0x5C227660
.word 0x64A764D2
.word 0x5E3411E3
.word 0x1C7E6380
.word 0x68C1331A
.word 0x4EBB7654
.word 0x3FE40C25
.word 0x66293B69
.word 0x6E1A1762
.word 0x7D394C82
.word 0x23F83BAC
.word 0x138B33A3
.word 0x668F7858
.word 0x103C0D6C
.word 0x389B54EC
.word 0x1CF27538
.word 0x2A6E109D
.word 0x25A916F9
.word 0x7C9F4D8F
.word 0x093A02D1
.word 0x417133CB
.word 0x46B01E71
.word 0x290547FF
.word 0x334B5032
.word 0x644071F9
.word 0x05503FF5
.word 0x4A7A6EE2
.word 0x3F9649BB
.word 0x2DEB2B3A
.word 0x49D17E03
.word 0x0AD64097
.word 0x419D4BE7
.word 0x7D73131D
.word 0x504A30F5
.word 0x2A9D4ABC
.word 0x116A0ACE
.word 0x0740242D
.word 0x561B6681
.word 0x2A8055AA
.word 0x511569A5
.word 0x16AA0370
.word 0x77723138
.word 0x24DB7FF5
.word 0x2241423B
.word 0x7F7253E9
.word 0x3CC96809
.word 0x573749EF
.word 0x0B9D1C7B
.word 0x3F487A18
.word 0x586455BE
.word 0x5BC71123
.word 0x0E6555EF
.word 0x4F454F77
.word 0x13D5587B
.word 0x12ED7BDC
.word 0x6BE03939
.word 0x257145FD
.word 0x6D797144
.word 0x3CB4549E
.word 0x1AE2059A
.word 0x663C7B9D
.word 0x65FA4376
.word 0x425655AA
.word 0x6D4A666D
.word 0x46063DC6
.word 0x7DCE044A
.word 0x2FB5647D
.word 0x65835AAA
.word 0x1A997CE2
.word 0x62B45A58
.word 0x5CE43D4F
.word 0x3C050C66
.word 0x1CAC2FD9
.word 0x4D3C2D10
.word 0x479D0E95
.word 0x14D31850
.word 0x5961278E
.word 0x0E3E6441
.word 0x1CCA0481
.word 0x64FC4534
.word 0x53C5525F
.word 0x4C601794
.word 0x71FF4480
.word 0x081C2B7A
.word 0x56546FA7
.word 0x71922E0F
.word 0x2EFC58B9
.word 0x05DB4CA5
.word 0x7474333D
.word 0x48936D94
.word 0x272E0B93
.word 0x076B1AD6
.word 0x3BF858F4
.word 0x4A6C7A62
.word 0x632C332D
.word 0x7D0B7049
.word 0x169D281A
.word 0x1BF24691
.word 0x1A3C6CE5
.word 0x738976D4
.word 0x5B8E66FC
.word 0x3B467198
.word 0x5BCE48D3
.word 0x19BA7F6D
.word 0x10E13E5F
.word 0x5D5617C9
.word 0x68FE654E
.word 0x760249A4
.word 0x5D190D06
.word 0x7B5C11D2
.word 0x3E147A64
.word 0x4BD03B23
.word 0x28A52B31
.word 0x105C243B
.word 0x4C055564
.word 0x31200732
.word 0x6F5E1E1A
.word 0x06A81EEC
.word 0x61F24456
.word 0x53FA4637
.word 0x420B3B78
.word 0x555E6CA7
.word 0x46A6717F
.word 0x6FF07D30
.word 0x77DE3CFE
.word 0x4DE61288
.word 0x021A2EDF
.word 0x73A2153A
.word 0x0FF643DB
.word 0x19771F8A
.word 0x56F231B5
.word 0x563B430C
.word 0x42DD4C39
.word 0x66910C03
.word 0x6BFF3DF8
.word 0x1CF35E7A
.word 0x440910C0
.word 0x46820924
.word 0x25BD41DD
.word 0x108D29F5
.word 0x335D5E13
.word 0x3AE3407C
.word 0x2FD56156
.word 0x22D90A07
.word 0x3EA7564F
.word 0x731A0375
.word 0x369A7190
.word 0x04312CD9
.word 0x73222491
.word 0x39D76AD4
.word 0x508E6472
.word 0x68FE21AF
.word 0x3EF4206F
.word 0x129A663B
.word 0x17DC2422
.word 0x7F326068
.word 0x22AF617C
.word 0x07293BA7
.word 0x73DE5E82
.word 0x13CD4101
.word 0x12D242C7
.word 0x251D76F4
.word 0x129640AC
.word 0x685A6311
.word 0x0946565A
.word 0x2B544957
.word 0x1237227C
.word 0x3871054D
.word 0x46E348BD
.word 0x677E58E1
.word 0x5A9B2205
.word 0x6F364D03
.word 0x44EB3473
.word 0x43920001
.word 0x26CC2F19
.word 0x0CD67DA1
.word 0x568C6579
.word 0x03587D00
.word 0x3E7E06C3
.word 0x3C0F202D
.word 0x7A610CCC
.word 0x31DF1185
.word 0x5F911ECE
.word 0x17A61ACC
.word 0x5BF063E2
.word 0x3F061210
.word 0x5792013E
.word 0x1FF0383E
.word 0x052B402E
.word 0x4CF56581
.word 0x4D3817D3
.word 0x604D1F5E
.word 0x3FF0169F
.word 0x2DA37490
.word 0x39E9678C
.word 0x44A63AA5
.word 0x278B6F1F
.word 0x10500955
.word 0x13353C20
.word 0x1EF40FA5
.word 0x6A314816
.word 0x5F0A1EC0
.word 0x24584384
.word 0x5CBB0690
.word 0x3A8469E6
.word 0x4C2B201F
.word 0x17BA196A
.word 0x6C8821B1
.word 0x71142A6F
.word 0x0FD7189D
.word 0x307042BF
.word 0x537924EF
.word 0x5DDB208B
.word 0x558052BF
.word 0x33BB192A
.word 0x72B42D50
.word 0x49BE4791
.word 0x596367E8
.word 0x02862691
.word 0x7CEC3871
.word 0x281112D4
.word 0x360A3FD4
.word 0x62EA7095
.word 0x1BE11C11
.word 0x78117122
.word 0x61CA001E
.word 0x79AB3413
.word 0x45DF6D86
.word 0x566A4048
.word 0x5C456BBC
.word 0x73BA10A4
.word 0x433C5943
.word 0x3EB1308B
.word 0x0BE83280
.word 0x5FB4241C
.word 0x63DD6A5A
.word 0x7CE8182E
.word 0x4B6C3097
.word 0x375F160C
.word 0x64AF41F6
.word 0x4EFF36F0
.word 0x27561E0C
.word 0x19321342
.word 0x05303EDF
.word 0x364F698D
.word 0x4B792E44
.word 0x31CB3945
.word 0x4CE614F9
.word 0x79204D3B
.word 0x20711F81
.word 0x557971DC
.word 0x00E454C3
.word 0x5422532D
.word 0x19273A61
.word 0x49B23E87
.word 0x494B62D9
.word 0x5BF64412
.word 0x3052415E
.word 0x3E9C7402
.word 0x06C45F74
.word 0x0EA43394
.word 0x15F3504E
.word 0x788665C7
.word 0x58097DE7
.word 0x152363DB
.word 0x0CD62BE2
.word 0x296E018A
.word 0x4F5B4C22
.word 0x34D71909
.word 0x78150129
.word 0x7A7B5ABD
.word 0x580B6A32
.word 0x710D5CBE
.word 0x1897150D
.word 0x4582260C
.word 0x4BF431BD
.word 0x5C7F3193
.word 0x7A8B63D2
.word 0x7E8324E1
.word 0x38FD4D87
.word 0x1AD436A1
.word 0x12EF309C
.word 0x4D2B00DF
.word 0x569940F2
.word 0x121E3AFA
.word 0x0D0E04E8
.word 0x56511768
.word 0x2B495F77
.word 0x4C5C412D
.word 0x47FB2010
.word 0x357B3519
.word 0x62163431
.word 0x08F872C4
.word 0x041956C9
.word 0x2659414A
.word 0x501A5951
.word 0x7E4903C7
.word 0x409562A6
.word 0x5E475991
.word 0x29F73FA8
.word 0x4B100638
.word 0x48E82195
.word 0x15CD5D3E
.word 0x695C6623
.word 0x17FD2D97
.word 0x7258455F
.word 0x422068DF
.word 0x62840148
.word 0x6929025D
.word 0x0976732A
.word 0x7EA141BC
.word 0x09B812BC
.word 0x1F9B0583
.word 0x6F9F52F9
.word 0x265B3159
.word 0x68CB70BE
.word 0x2AC543FB
.word 0x687D0F28
.word 0x1D8750F9
.word 0x449C3DAB
.word 0x6A065A34
.word 0x178543F3
.word 0x4B094517
.word 0x72954F7B
.word 0x3E286798
.word 0x2D785EEE
.word 0x41F368ED
.word 0x5E300740
.word 0x4AE1720F
.word 0x45E56E8C
.word 0x1AFF69EF
.word 0x3E6F18AC
.word 0x6854397B
.word 0x74A3619A
.word 0x7E16534F
.word 0x7B61418A
.word 0x44907B3B
.word 0x035A36C3
.word 0x5BCE0979
.word 0x43A27141
.word 0x350E25AB
.word 0x5EF91C0C
.word 0x56E63596
.word 0x51D96056
.word 0x38347BA1
.word 0x353F7E57
.word 0x5DCA210C
.word 0x623917E9
.word 0x26D727F0
.word 0x423408E2
.word 0x741400FA
.word 0x58036935
.word 0x15B240E6
.word 0x4DAF14C8
.word 0x2C0631BD
.word 0x13015513
.word 0x66F23BCF
.word 0x58D0087D
.word 0x50136270
.word 0x750B6375
.word 0x0BAC5072
.word 0x7B852753
.word 0x3C553066
.word 0x17836AED
.word 0x75634C91
.word 0x720750F9
.word 0x681632B0
.word 0x30DB4826
.word 0x3785576C
.word 0x5A5C30F9
.word 0x1F4A759B
.word 0x2A0C0568
.word 0x58ED253D
.word 0x21D55E37
.word 0x6C116631
.word 0x641E7216
.word 0x55611ABA
.word 0x22906A77
.word 0x30382DB6
.word 0x2DA52A31
.word 0x4F136098
.word 0x70F561D6
.word 0x6EB77D2A
.word 0x683F0DD5
.word 0x70216704
.word 0x593A3A4E
.word 0x453248CB
.word 0x5E1A28B8
.word 0x7C17592B
.word 0x0CE13335
.word 0x157A7392
.word 0x476A09B0
.word 0x116A00B1
.word 0x003624BC
.word 0x5F0B6AB4
.word 0x7FF50A2C
.word 0x1AFD193C
.word 0x77D43F72
.word 0x488D3120
.word 0x6C8905B8
.word 0x719E13E8
.word 0x46203BC0
.word 0x59555B05
.word 0x1083017C
.word 0x2D874AD2
.word 0x38CA796D
.word 0x62E4794B
.word 0x534843BC
.word 0x27E0248F
.word 0x36510F19
.word 0x1A657517
.word 0x75CD5B57
.word 0x2C3A27B4
.word 0x0B7E49C4
.word 0x62315B4A
.word 0x3811174A
.word 0x5A137E4F
.word 0x68E61C47
.word 0x434C1801
.word 0x2E9F6E2C
.word 0x3657696A
.word 0x106A7ED7
.word 0x16E72214
.word 0x480F55B1
.word 0x6CDB248C
.word 0x32B83E87
.word 0x5FDF1699
.word 0x02830A29
.word 0x41E1393A
.word 0x7CCA3CC5
.word 0x543A4460
.word 0x512D4600
.word 0x33994270
.word 0x55641EDA
.word 0x16AF2777
.word 0x31C6693F
.word 0x4B9D202B
.word 0x4A986D6C
.word 0x201D54A5
.word 0x72161107
.word 0x20721AE0
.word 0x2F4323FD
.word 0x591054F1
.word 0x25711F1B
.word 0x070B7704
.word 0x6890306C
.word 0x6342711A
.word 0x4A363155
.word 0x74487884
.word 0x6B726271
.word 0x13156D1E
.word 0x1F51092D
.word 0x0E71564C
.word 0x6A2C4B23
.word 0x191C33B6
.word 0x29B86337
.word 0x6EBE1DC3
.word 0x31CB0C74
.word 0x5B9271D7
.word 0x69EF3EA4
.word 0x12D0064B
.word 0x37A818B1
.word 0x7FDF2230
.word 0x418514BE
.word 0x7E3734C4
.word 0x56E96205
.word 0x241808B0
.word 0x0896006F
.word 0x0BEC6F07
.word 0x3DFE79F5
.word 0x487D1DFF
.word 0x534A55B9
.word 0x6FD63F6D
.word 0x0C2720E3
.word 0x68FA6B02
.word 0x6753293C
.word 0x68480848
.word 0x1EEA458D
.word 0x46A9545A
.word 0x617147B5
.word 0x1F7F0766
.word 0x0F9F748D
.word 0x614D55E4
.word 0x0AEF1D7C
.word 0x3D264993
.word 0x60E737D9
.word 0x20D72E38
.word 0x5F250E03
.word 0x27D40E16
.word 0x5C2E6642
.word 0x2EE37A2C
.word 0x40F63B5C
.word 0x768A1A31
.word 0x1F2F62F7
.word 0x00394050
.word 0x60523DB2
.word 0x12387CA3
.word 0x596E4D01
.word 0x0E4F6C71
.word 0x4FB34ACC
.word 0x07374128
.word 0x39BE1EC7
.word 0x40C33B19
.word 0x49A24D90
.word 0x06CE13F5
.word 0x0BBA3D8A
.word 0x06E3150B
.word 0x26316D7B
.word 0x18AF553F
.word 0x054E78E8
.word 0x21275AC9
.word 0x0080062C
.word 0x7C791CB3
.word 0x442D7A5A
.word 0x1AB42011
.word 0x0C3B0ED8
.word 0x3B362CFD
.word 0x7B5B24B8
.word 0x72D95759
.word 0x1B1871D5
.word 0x68DD5744
.word 0x50A363B2
.word 0x76936D59
.word 0x525B5412
.word 0x15CF4EAA
.word 0x6A1F6B57
.word 0x4A0B547F
.word 0x10544C9B
.word 0x705B6BCE
.word 0x2BB56790
.word 0x2215007A
.word 0x01DD0C18
.word 0x163C604C
.word 0x24961BA3
.word 0x2DB151B2
.word 0x67DF744C
.word 0x16185A3A
.word 0x2CBF71B3
.word 0x2F8B70CC
.word 0x0CCC1F98
.word 0x210117AA
.word 0x327A7A3C
.word 0x477D1A29
.word 0x6A245878
.word 0x6BF66A2C
.word 0x37DC5B9A
.word 0x6C095965
.word 0x7DF30103
.word 0x41612A4B
.word 0x00473181
.word 0x13E234DA
.word 0x504F6A6D
.word 0x42981B0E
.word 0x6DE75C84
.word 0x0F62491D
.word 0x28DC1C86
.word 0x595E3D77
.word 0x0F374190
.word 0x1214547E
.word 0x744A0D3A
.word 0x59611405
.word 0x5C7C7970
.word 0x6C2A328B
.word 0x59D44811
.word 0x51BC5634
.word 0x25467049
.word 0x7405478B
.word 0x00C105AF
.word 0x0E7513F9
.word 0x2DF4751E
.word 0x1FB25C04
.word 0x05E43353
.word 0x49FE4949
.word 0x7D2F394B
.word 0x4E686838
.word 0x211D6A5A
.word 0x0EB66191
.word 0x596C400B
.word 0x420D4FA2
.word 0x7AD857BB
.word 0x48662B3D
.word 0x766C3DF4
.word 0x48B10C7B
.word 0x318B138A
.word 0x05C63B34
.word 0x52BD6878
.word 0x16104B3A
.word 0x0F3B6878
.word 0x69F84058
.word 0x45393564
.word 0x4D13760D
.word 0x6EF50B4F
.word 0x4E0A4708
.word 0x3A840A62
.word 0x394D3063
.word 0x52574278
.word 0x12776CA0
.word 0x22905C79
.word 0x38804264
.word 0x27077D77
.word 0x20A502F5
.word 0x0E1A3F8A
.word 0x54177475
.word 0x3C385C6C
.word 0x1C6523DC
.word 0x7C2D65D3
.word 0x0AAB5AB6
.word 0x682B2792
.word 0x457834A2
.word 0x579C0F6E
.word 0x49801086
.word 0x5DAA36C1
.word 0x09065993
.word 0x248A69D1
.word 0x160863FC
.word 0x318C48ED
.word 0x43275975
.word 0x5DE45F4D
.word 0x675D716E
.word 0x10354BA7
.word 0x305D710C
.word 0x02E35691
.word 0x2FC92EEC
.word 0x2315129A
.word 0x0F161696
.word 0x548C6226
.word 0x163F67C3
.word 0x26277F0D
.word 0x712D2D4F
.word 0x43325FF3
.word 0x5FE127FC
.word 0x2D721765
.word 0x3D6728EC
.word 0x0BF108B8
.word 0x097B17DD
.word 0x1A8A0EA2
.word 0x60F82122
.word 0x06336F95
.word 0x11044765
.word 0x420D3BDF
.word 0x30FD551E
.word 0x212D7183
.word 0x6F2269D2
.word 0x412801D5
.word 0x7C011F0C
.word 0x116014D7
.word 0x40A4011C
.word 0x03112656
.word 0x4B7B5793
.word 0x2E1B58C4
.word 0x2008797A
.word 0x768D19D4
.word 0x554D2954
.word 0x7EF574D8
.word 0x2EF534DA
.word 0x736A2EDA
.word 0x1D455471
.word 0x7956087C
.word 0x4FC0066B
.word 0x50044190
.word 0x469D6202
.word 0x6DED3A76
.word 0x0EEA1E15
.word 0x26C24F39
.word 0x157C47A0
.word 0x26394868
.word 0x3C9D63FC
.word 0x4B987DB6
.word 0x20757ADC
.word 0x32020651
.word 0x36344403
.word 0x71841302
.word 0x320574C6
.word 0x64DF4E09
.word 0x5FB26946
.word 0x00135CB6
.word 0x5A172569
.word 0x03B05EC7
.word 0x4D48699D
.word 0x18DC0785
.word 0x2F82574C
.word 0x22232C9D
.word 0x1CD2611D
.word 0x4D0166BF
.word 0x418702F0
.word 0x30311FF8
.word 0x7F597D98
.word 0x02B42BD0
.word 0x39561257
.word 0x37A04523
.word 0x72907A1A
.word 0x0AAE0DC0
.word 0x2B881479
.word 0x49816BC3
.word 0x2A590A6D
.word 0x65B760B2
.word 0x19A460CE
.word 0x1BB1365A
.word 0x2A3F3694
.word 0x3A221D68
.word 0x239C2ACA
.word 0x565A19C6
.word 0x0EFB2651
.word 0x795058BB
.word 0x694F055A
.word 0x11714CC1
.word 0x07F15CA1
.word 0x352B2B25
.word 0x1C07566A
.word 0x02382761
.word 0x00B3633D
.word 0x25AB0839
.word 0x3FFB3A60
.word 0x58BB7298
.word 0x7A7B6619
.word 0x5E530628
.word 0x1DCC57A0
.word 0x4D5527B3
.word 0x15B33EE6
.word 0x33B2153C
.word 0x640A2208
.word 0x5E2B1FDC
.word 0x4B6F7092
.word 0x50E4275E
.word 0x78AE0E74
.word 0x3CAD339A
.word 0x56EE12C4
.word 0x7D104792
.word 0x7A9F3639
.word 0x6B1A4A4E
.word 0x4F1F2D63
.word 0x10EA2177
.word 0x732F6AAB
.word 0x09FB59B5
.word 0x7018040F
.word 0x1C3178CA
.word 0x379D389A
.word 0x55A5556B
.word 0x149F51A4
.word 0x3B3010E2
.word 0x7A935BCE
.word 0x53B90E65
.word 0x5FA473BC
.word 0x1C3F0433
.word 0x0DA72291
.word 0x30A50274
.word 0x15C3062C
.word 0x35400BCE
.word 0x52DC4124
.word 0x4D221BC7
.word 0x26C46E84
.word 0x292536DD
.word 0x5E201546
.word 0x7BB66067
.word 0x671C5791
.word 0x5D67122A
.word 0x46CE59B2
.word 0x6E3211BA
.word 0x796B1CDC
.word 0x3F8E3F97
.word 0x292C49A0
.word 0x53343C03
.word 0x67FE262A
.word 0x3AAE7DA4
.word 0x57EC3441
.word 0x23A435DE
.word 0x6E4D32FC
.word 0x5CE61EEE
.word 0x3DAD0045
.word 0x20390FC7
.word 0x727C160F
.word 0x2CE171AD
.word 0x6E791F57
.word 0x7EF27392
.word 0x2EDC60DC
.word 0x2F571733
.word 0x6946719D
.word 0x489F73F2
.word 0x0B697F17
.word 0x1C8B4B72
.word 0x0977193B
.word 0x66584BF4
.word 0x274B4231
.word 0x45CC1C75
.word 0x285A3DCF
.word 0x5F030E83
.word 0x12585CD8
.word 0x2AF711E3
.word 0x6EAA3FF4
.word 0x44D045E4
.word 0x368E4E73
.word 0x3FF14481
.word 0x560C5CC2
.word 0x52BF033A
.word 0x719C3EA9
.word 0x622F65AF
.word 0x5A94414A
.word 0x3A165E01
.word 0x5E5848DA
.word 0x7E3036E8
.word 0x5C400E1C
.word 0x1FED6394
.word 0x4E4737A2
.word 0x64FF7145
.word 0x30794AC3
.word 0x4AA576A9
.word 0x731B305B
.word 0x51B41CF9
.word 0x63974945
.word 0x7F6A1ED2
.word 0x382E4E99
.word 0x1EF258D4
.word 0x2A5C79A6
.word 0x0FB747FC
.word 0x4C0A2FAE
.word 0x2C6911C2
.word 0x03762D64
.word 0x16D071F2
.word 0x59E36E26
.word 0x74532A4A
.word 0x09004AFA
.word 0x67474FD8
.word 0x73180D4A
.word 0x50F91212
.word 0x71FF7160
.word 0x287A57B2
.word 0x28B8549F
.word 0x722D4D58
.word 0x43E70B87
.word 0x241141DD
.word 0x54FA1B66
.word 0x02CF6C78
.word 0x341553DF
.word 0x43837893
.word 0x14C1041C
.word 0x7E4A736B
.word 0x395547D3
.word 0x3D90776A
.word 0x712027FA
.word 0x36163144
.word 0x4D5C0B49
.word 0x73C61AD3
.word 0x38D23274
.word 0x073707B3
.word 0x5E4C3C25
.word 0x7FFE5F9D
.word 0x09BF6CBB
.word 0x3FBA2284
.word 0x703535C5
.word 0x71DE1272
.word 0x0A7C393C
.word 0x343D1F1F
.word 0x6E904484
.word 0x3C576F56
.word 0x53C97F21
.word 0x05652408
.word 0x2DC54939
.word 0x5326312D
.word 0x0A1305CE
.word 0x1567685E
.word 0x1CA44CB7
.word 0x78551134
.word 0x26F24063
.word 0x2D832B5E
.word 0x25EE034D
.word 0x39B93684
.word 0x72AA093E
.word 0x53821BDF
.word 0x41CB4046
.word 0x1E741595
.word 0x2DAC4D78
.word 0x4F3D2FD5
.word 0x37535968
.word 0x04723FB7
.word 0x6A142866
.word 0x60176BD1
.word 0x0E077A77
.word 0x2DEE2298
.word 0x152B6F17
.word 0x22801A7D
.word 0x2F5768B1
.word 0x7EEC37C3
.word 0x30E42BDA
.word 0x25737422
.word 0x381C3651
.word 0x6ABF241E
.word 0x3D6109B8
.word 0x2FF63624
.word 0x7A1D660F
.word 0x11834769
.word 0x526D2FF4
.word 0x369F2A83
.word 0x2D8D7E9C
.word 0x0DA13BC4
.word 0x69010D90
.word 0x010B1F59
.word 0x52890E28
.word 0x71504527
.word 0x54C214C8
.word 0x7F664E61
.word 0x429C1DDD
.word 0x741030E9
.word 0x6D7F6697
.word 0x4FE9346C
.word 0x723C1564
.word 0x502F253C
.word 0x68B66E30
.word 0x745558EC
.word 0x624D0E5D
.word 0x504760AD
.word 0x630E6C84
.word 0x377B056B
.word 0x419B17E9
.word 0x0CBC69A7
.word 0x19DB73C0
.word 0x42B56D13
.word 0x3E626A23
.word 0x59402DEF
.word 0x549F52CE
.word 0x636C4426
.word 0x07C809A0
.word 0x62501227
.word 0x7E8670D1
.word 0x00934785
.word 0x7F605AF4
.word 0x7AB6714D
.word 0x6FE718AC
.word 0x4028342B
.word 0x1AA6262E
.word 0x19080C3B
.word 0x67C8347A
.word 0x5CB82EB0
.word 0x74870A59
.word 0x05266927
.word 0x35597915
.word 0x2AD91AC9
.word 0x0ED960FB
.word 0x35BD2323
.word 0x11760191
.word 0x4EAF62C5
.word 0x43DD1197
.word 0x5DC8299C
.word 0x28275AC0
.word 0x216A2F0F
.word 0x67C2552D
.word 0x2A0C6FDC
.word 0x52217EAE
.word 0x46C50DB1
.word 0x1A2369B7
.word 0x2E9A0C8A
.word 0x7E444024
.word 0x728709CD
.word 0x478635AD
.word 0x044F4927
.word 0x4B1D2627
.word 0x5E033324
.word 0x5ADD5B80
.word 0x16542191
.word 0x50643778
.word 0x6D9A1592
.word 0x1F073D20
.word 0x1FA03382
.word 0x187D3614
.word 0x0636208D
.word 0x504E6F77
.word 0x58741E0F
.word 0x49F94AB3
.word 0x12CE7EAB
.word 0x5DE81DEE
.word 0x53DC512B
.word 0x0115204B
.word 0x39E75D1B
.word 0x5B785DE5
.word 0x0D334D24
.word 0x59376F8C
.word 0x430E2329
.word 0x228C723D
.word 0x259D5223
.word 0x26767A63
.word 0x2C6119BD
.word 0x241F7ED0
.word 0x518C7FAF
.word 0x5F10777A
.word 0x700602DB
.word 0x6A172BF5
.word 0x763E6428
.word 0x34F36DB4
.word 0x79B12122
.word 0x48C639FF
.word 0x773B7C4E
.word 0x5F387FB4
.word 0x4C202F4E
.word 0x406A04BD
.word 0x33DA22BA
.word 0x13A12755
.word 0x56A047B8
.word 0x0EAF76FA
.word 0x34BB6F61
.word 0x30216131
.word 0x7A883BD3
.word 0x702A6DFC
.word 0x094C0716
.word 0x1452481C
.word 0x40BA5BB0
.word 0x11DE0D07
.word 0x55465B06
.word 0x2AFE20A7
.word 0x3F272D79
/****************************************************************
DMA TEST #2.33
****************************************************************/
ori $1, $0, 0x0021 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07E8 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x27F8
lui $13, 0x0600 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep33: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep33 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write33: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write33 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x32B9 /* load random number */
ori $9, $9, 0x00D9
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read33: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read33 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk33: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk33 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln33: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln33 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.34
****************************************************************/
ori $1, $0, 0x0022 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07F0 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2800
lui $13, 0x0A00 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep34: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep34 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write34: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write34 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x0E2F /* load random number */
ori $9, $9, 0x583C
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read34: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read34 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk34: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk34 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln34: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln34 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.35
****************************************************************/
ori $1, $0, 0x0023 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07F8 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2808
lui $13, 0x1200 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep35: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep35 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write35: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write35 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x2399 /* load random number */
ori $9, $9, 0x54A0
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read35: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read35 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk35: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk35 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln35: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln35 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.36
****************************************************************/
ori $1, $0, 0x0024 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0800 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2F80
lui $13, 0x2200 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep36: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep36 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write36: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write36 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x2E4A /* load random number */
ori $9, $9, 0x14F7
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read36: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read36 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk36: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk36 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln36: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln36 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.37
****************************************************************/
ori $1, $0, 0x0025 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0808 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2F88
lui $13, 0x4200 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep37: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep37 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write37: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write37 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x7516 /* load random number */
ori $9, $9, 0x332D
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read37: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read37 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk37: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk37 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln37: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln37 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.38
****************************************************************/
ori $1, $0, 0x0026 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0F80 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2F90
lui $13, 0xFF80 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep38: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep38 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write38: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write38 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x68D7 /* load random number */
ori $9, $9, 0x071D
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read38: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read38 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk38: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk38 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln38: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln38 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.39
****************************************************************/
ori $1, $0, 0x0027 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0F88 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2FF8
lui $13, 0xFF80 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x0077
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0078 /* len of data (bytes) */
Prep39: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep39 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write39: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write39 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x5BC3 /* load random number */
ori $9, $9, 0x5E8F
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x0074 /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read39: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read39 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0078 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk39: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk39 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln39: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln39 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.40
****************************************************************/
ori $1, $0, 0x0028 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0000 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2778
lui $13, 0x0080 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep40: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep40 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write40: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write40 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x2EAA /* load random number */
ori $9, $9, 0x6B0E
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read40: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read40 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk40: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk40 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln40: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln40 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.41
****************************************************************/
ori $1, $0, 0x0029 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0008 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2780
lui $13, 0x0100 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep41: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep41 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write41: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write41 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x603A /* load random number */
ori $9, $9, 0x6E3A
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read41: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read41 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk41: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk41 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln41: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln41 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.42
****************************************************************/
ori $1, $0, 0x002A /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0778 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2788
lui $13, 0x0180 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep42: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep42 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write42: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write42 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x76DE /* load random number */
ori $9, $9, 0x1AEC
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read42: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read42 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk42: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk42 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln42: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln42 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.43
****************************************************************/
ori $1, $0, 0x002B /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0780 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x27E8
lui $13, 0x0200 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep43: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep43 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write43: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write43 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x78C8 /* load random number */
ori $9, $9, 0x2539
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read43: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read43 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk43: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk43 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln43: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln43 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.44
****************************************************************/
ori $1, $0, 0x002C /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0788 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x27F0
lui $13, 0x0280 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep44: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep44 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write44: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write44 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x3E5B /* load random number */
ori $9, $9, 0x053D
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read44: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read44 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk44: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk44 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln44: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln44 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.45
****************************************************************/
ori $1, $0, 0x002D /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07E8 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x27F8
lui $13, 0x0300 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep45: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep45 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write45: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write45 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x11D9 /* load random number */
ori $9, $9, 0x7033
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read45: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read45 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk45: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk45 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln45: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln45 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.46
****************************************************************/
ori $1, $0, 0x002E /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07F0 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2800
lui $13, 0x0380 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep46: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep46 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write46: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write46 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x742A /* load random number */
ori $9, $9, 0x7145
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read46: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read46 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk46: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk46 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln46: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln46 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.47
****************************************************************/
ori $1, $0, 0x002F /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x07F8 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2808
lui $13, 0x0400 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep47: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep47 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write47: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write47 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x3122 /* load random number */
ori $9, $9, 0x471F
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read47: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read47 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk47: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk47 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln47: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln47 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
DMA TEST #2.48
****************************************************************/
ori $1, $0, 0x0030 /* R1 = TEST ID */
ori $2, $0, 0x0004 /* R2 = 4 */
ori $10, $0, 0x0800 /* R10 = DMEM ADDRESS */
lui $11, 0x0000 /* R11 = DRAM ADDRESS */
ori $11, $11, 0x2F78
lui $13, 0x0480 /* R13 = WRITE DMA LEN */
ori $13, $13, 0x007F
/* Prepare DMA write data */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
or $6, $10, $0 /* copy DMEM address */
xor $4, $11, $9 /* gen data pattern */
ori $3, $0, 0x0080 /* len of data (bytes) */
Prep48: sw $4, 0x0000 ($6) /* wr pattn into DMEM */
sub $4, $4, $2 /* update data pattern */
sub $3, $3, $2 /* decrement counter */
add $6, $6, $2 /* update DMEM pointer */
bne $3, $0, Prep48 /* done? */
nop /* bne delay slot */
/* DMA write */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Write48: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Write48 /* wait for DMA to end */
/* Mess up DMEM before reading data back */
lui $9, 0x5E7C /* load random number */
ori $9, $9, 0x2D21
or $6, $10, $0 /* copy DMEM address */
sw $9, 0x0000 ($6) /* mess-up DMEM */
addi $6, $6, 0x007C /* goto end of DMEM */
sw $9, 0x0000 ($6) /* mess-up DMEM again */
/* DMA read data back */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $2 /* initiate DMA read */
Read48: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Read48 /* wait for DMA to end */
/* Check result */
lui $9, 0xFFFF /* ld for bit-wise inv */
ori $9, $9, 0xFFFF
ori $3, $0, 0x0080 /* len of data (bytes) */
or $4, $11, $0 /* R4 = R11 =DRAM addr */
or $6, $10, $0 /* R6 = R10 =DMEM addr */
Chk48: lw $5, 0x0000 ($6) /* read test data */
xor $5, $5, $9 /* convert data */
bne $5, $4, Fail /* verify data */
nop /* bne delay slot */
sw $5, 0x0000 ($6) /* restore data */
sub $3, $3, $2 /* decrement counter */
add $4, $4, $2 /* predict next data */
add $6, $6, $2 /* advance DMEM ptr */
bne $3, $0, Chk48 /* check if done */
nop /* bne delay slot */
/* Clean-up RDRAM */
mtc0 $10, $0 /* DMEM ad -> DMA reg */
mtc0 $11, $1 /* DRAM ad -> DMA reg */
mtc0 $13, $3 /* initiate DMA write */
Cln48: mfc0 $14, $4 /* read status reg */
andi $15, $14, 0x0004 /* extract busy bit */
bne $15, $0, Cln48 /* wait for DMA to end */
nop /* bne delay slot */
/****************************************************************
Wrap up ...
****************************************************************/
nop
Done: ori $1, $0, 0xFEED /* Test passed */
break
Time: ori $1, $0, 0xDEAD /* Timed-out from DMA */
break
Fail: break