cvmask.v
4.86 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
/**************************************************************************
* *
* Copyright (C) 1994, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
*************************************************************************/
// $Id: cvmask.v,v 1.1 2002/05/21 23:55:43 berndt Exp $
/* Project Reality
MDP
Created by Mike M. Cai 6/3/94
*/
module cvmask( // outputs
mask_out,
// inputs
eq_xmax, less_xmax, xmin_eq, xmin_less, x_val,
xmax0_fr, xmax1_fr, xmax2_fr, xmax3_fr,
xmin0_fr, xmin1_fr, xmin2_fr, xmin3_fr);
output [15:0] mask_out;
input [3:0] eq_xmax, less_xmax;
input [3:0] xmin_eq, xmin_less;
input [3:0] x_val;
input [2:0] xmax0_fr, xmax1_fr, xmax2_fr, xmax3_fr,
xmin0_fr, xmin1_fr, xmin2_fr, xmin3_fr;
reg [15:0] mask_l, mask_r;
wire [15:0] mask_out;
always @( xmin_eq or xmin_less or xmin0_fr or xmin1_fr or xmin2_fr or xmin3_fr)
begin
if (xmin_eq[0] == 1'h0)
mask_l[15:12] = {4{xmin_less[0]}};
else
case ({xmin0_fr[0],xmin0_fr[2:1]})
3'h0: mask_l[15:12] = 4'hf;
3'h1: mask_l[15:12] = 4'h7;
3'h2: mask_l[15:12] = 4'h3;
3'h3: mask_l[15:12] = 4'h1;
3'h4: mask_l[15:12] = 4'h7;
3'h5: mask_l[15:12] = 4'h3;
3'h6: mask_l[15:12] = 4'h1;
3'h7: mask_l[15:12] = 4'h0;
endcase
if (xmin_eq[1] == 1'h0)
mask_l[11:8] = {4{xmin_less[1]}};
else
case ({xmin1_fr[0], xmin1_fr[2:1]})
3'h0: mask_l[11:8] = 4'hf;
3'h1: mask_l[11:8] = 4'h7;
3'h2: mask_l[11:8] = 4'h3;
3'h3: mask_l[11:8] = 4'h1;
3'h4: mask_l[11:8] = 4'h7;
3'h5: mask_l[11:8] = 4'h3;
3'h6: mask_l[11:8] = 4'h1;
3'h7: mask_l[11:8] = 4'h0;
endcase
if (xmin_eq[2] == 1'h0)
mask_l[7:4] = {4{xmin_less[2]}};
else
case ({xmin2_fr[0], xmin2_fr[2:1]})
3'h0: mask_l[7:4] = 4'hf;
3'h1: mask_l[7:4] = 4'h7;
3'h2: mask_l[7:4] = 4'h3;
3'h3: mask_l[7:4] = 4'h1;
3'h4: mask_l[7:4] = 4'h7;
3'h5: mask_l[7:4] = 4'h3;
3'h6: mask_l[7:4] = 4'h1;
3'h7: mask_l[7:4] = 4'h0;
endcase
if (xmin_eq[3] == 1'h0)
mask_l[3:0] = {4{xmin_less[3]}};
else
case ({xmin3_fr[0], xmin3_fr[2:1]})
3'h0: mask_l[3:0] = 4'hf;
3'h1: mask_l[3:0] = 4'h7;
3'h2: mask_l[3:0] = 4'h3;
3'h3: mask_l[3:0] = 4'h1;
3'h4: mask_l[3:0] = 4'h7;
3'h5: mask_l[3:0] = 4'h3;
3'h6: mask_l[3:0] = 4'h1;
3'h7: mask_l[3:0] = 4'h0;
endcase
end
always @( eq_xmax or less_xmax or xmax0_fr or xmax1_fr or xmax2_fr or xmax3_fr)
begin
if (eq_xmax[0] == 1'h0)
mask_r[15:12] = {4{less_xmax[0]}};
else
case ({xmax0_fr[0],xmax0_fr[2:1]})
3'h0: mask_r[15:12] = 4'h0;
3'h1: mask_r[15:12] = 4'h8;
3'h2: mask_r[15:12] = 4'hc;
3'h3: mask_r[15:12] = 4'he;
3'h4: mask_r[15:12] = 4'h8;
3'h5: mask_r[15:12] = 4'hc;
3'h6: mask_r[15:12] = 4'he;
3'h7: mask_r[15:12] = 4'hf;
endcase
if (eq_xmax[1] == 1'h0)
mask_r[11:8] = {4{less_xmax[1]}};
else
case ({xmax1_fr[0], xmax1_fr[2:1]})
3'h0: mask_r[11:8] = 4'h0;
3'h1: mask_r[11:8] = 4'h8;
3'h2: mask_r[11:8] = 4'hc;
3'h3: mask_r[11:8] = 4'he;
3'h4: mask_r[11:8] = 4'h8;
3'h5: mask_r[11:8] = 4'hc;
3'h6: mask_r[11:8] = 4'he;
3'h7: mask_r[11:8] = 4'hf;
endcase
if (eq_xmax[2] == 1'h0)
mask_r[7:4] = {4{less_xmax[2]}};
else
case ({xmax2_fr[0], xmax2_fr[2:1]})
3'h0: mask_r[7:4] = 4'h0;
3'h1: mask_r[7:4] = 4'h8;
3'h2: mask_r[7:4] = 4'hc;
3'h3: mask_r[7:4] = 4'he;
3'h4: mask_r[7:4] = 4'h8;
3'h5: mask_r[7:4] = 4'hc;
3'h6: mask_r[7:4] = 4'he;
3'h7: mask_r[7:4] = 4'hf;
endcase
if (eq_xmax[3] == 1'h0)
mask_r[3:0] = {4{less_xmax[3]}};
else
case ({xmax3_fr[0], xmax3_fr[2:1]})
3'h0: mask_r[3:0] = 4'h0;
3'h1: mask_r[3:0] = 4'h8;
3'h2: mask_r[3:0] = 4'hc;
3'h3: mask_r[3:0] = 4'he;
3'h4: mask_r[3:0] = 4'h8;
3'h5: mask_r[3:0] = 4'hc;
3'h6: mask_r[3:0] = 4'he;
3'h7: mask_r[3:0] = 4'hf;
endcase
end
// generate the final mask.
assign mask_out = mask_l & mask_r & 16'ha5a5 &
{{4{x_val[3]}}, {4{x_val[2]}}, {4{x_val[1]}}, {4{x_val[0]}}};
endmodule // cvmask