spasdff_4_0.v
1.17 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
/**************************************************************************
* *
* Copyright (C) 1994, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
*************************************************************************/
// $Id: spasdff_4_0.v,v 1.3 2003/01/22 22:10:37 berndt Exp $
// spasdff_4_0.v: 4-bit dff w/ reset
`timescale 1ns / 10ps
module spasdff_4_0 (out, in, clk, reset_l);
output [3:0] out; input [3:0] in; input clk; input reset_l;
reg [3:0] out;
always @(posedge clk)
begin
if(reset_l == 1'b0)
out <= 4'd0;
else
out <= in;
end
endmodule