Skip to content

Barry / rf-depot

Go to a project
Toggle navigation
Toggle navigation pinning
Switch branch/tag
vusb_host_ctl.v 512 KB
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412 1413 1414 1415 1416 1417 1418 1419 1420 1421 1422 1423 1424 1425 1426 1427 1428 1429 1430 1431 1432 1433 1434 1435 1436 1437 1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501 1502 1503 1504 1505 1506 1507 1508 1509 1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537 1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650 1651 1652 1653 1654 1655 1656 1657 1658 1659 1660 1661 1662 1663 1664 1665 1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685 1686 1687 1688 1689 1690 1691 1692 1693 1694 1695 1696 1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752 1753 1754 1755 1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767 1768 1769 1770 1771 1772 1773 1774 1775 1776 1777 1778 1779 1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795 1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809 1810 1811 1812 1813 1814 1815 1816 1817 1818 1819 1820 1821 1822 1823 1824 1825 1826 1827 1828 1829 1830 1831 1832 1833 1834 1835 1836 1837 1838 1839 1840 1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857 1858 1859 1860 1861 1862 1863 1864 1865 1866 1867 1868 1869 1870 1871 1872 1873 1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890 1891 1892 1893 1894 1895 1896 1897 1898 1899 1900 1901 1902 1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922 1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934 1935 1936 1937 1938 1939 1940 1941 1942 1943 1944 1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961 1962 1963 1964 1965 1966 1967 1968 1969 1970 1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000 2001 2002 2003 2004 2005 2006 2007 2008 2009 2010 2011 2012 2013 2014 2015 2016 2017 2018 2019 2020 2021 2022 2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035 2036 2037 2038 2039 2040 2041 2042 2043 2044 2045 2046 2047 2048 2049 2050 2051 2052 2053 2054 2055 2056 2057 2058 2059 2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076 2077 2078 2079 2080 2081 2082 2083 2084 2085 2086 2087 2088 2089 2090 2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101 2102 2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123 2124 2125 2126 2127 2128 2129 2130 2131 2132 2133 2134 2135 2136 2137 2138 2139 2140 2141 2142 2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153 2154 2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165 2166 2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179 2180 2181 2182 2183 2184 2185 2186 2187 2188 2189 2190 2191 2192 2193 2194 2195 2196 2197 2198 2199 2200 2201 2202 2203 2204 2205 2206 2207 2208 2209 2210 2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221 2222 2223 2224 2225 2226 2227 2228 2229 2230 2231 2232 2233 2234 2235 2236 2237 2238 2239 2240 2241 2242 2243 2244 2245 2246 2247 2248 2249 2250 2251 2252 2253 2254 2255 2256 2257 2258 2259 2260 2261 2262 2263 2264 2265 2266 2267 2268 2269 2270 2271 2272 2273 2274 2275 2276 2277 2278 2279 2280 2281 2282 2283 2284 2285 2286 2287 2288 2289 2290 2291 2292 2293 2294 2295 2296 2297 2298 2299 2300 2301 2302 2303 2304 2305 2306 2307 2308 2309 2310 2311 2312 2313 2314 2315 2316 2317 2318 2319 2320 2321 2322 2323 2324 2325 2326 2327 2328 2329 2330 2331 2332 2333 2334 2335 2336 2337 2338 2339 2340 2341 2342 2343 2344 2345 2346 2347 2348 2349 2350 2351 2352 2353 2354 2355 2356 2357 2358 2359 2360 2361 2362 2363 2364 2365 2366 2367 2368 2369 2370 2371 2372 2373 2374 2375 2376 2377 2378 2379 2380 2381 2382 2383 2384 2385 2386 2387 2388 2389 2390 2391 2392 2393 2394 2395 2396 2397 2398 2399 2400 2401 2402 2403 2404 2405 2406 2407 2408 2409 2410 2411 2412 2413 2414 2415 2416 2417 2418 2419 2420 2421 2422 2423 2424 2425 2426 2427 2428 2429 2430 2431 2432 2433 2434 2435 2436 2437 2438 2439 2440 2441 2442 2443 2444 2445 2446 2447 2448 2449 2450 2451 2452 2453 2454 2455 2456 2457 2458 2459 2460 2461 2462 2463 2464 2465 2466 2467 2468 2469 2470 2471 2472 2473 2474 2475 2476 2477 2478 2479 2480 2481 2482 2483 2484 2485 2486 2487 2488 2489 2490 2491 2492 2493 2494 2495 2496 2497 2498 2499 2500 2501 2502 2503 2504 2505 2506 2507 2508 2509 2510 2511 2512 2513 2514 2515 2516 2517 2518 2519 2520 2521 2522 2523 2524 2525 2526 2527 2528 2529 2530 2531 2532 2533 2534 2535 2536 2537 2538 2539 2540 2541 2542 2543 2544 2545 2546 2547 2548 2549 2550 2551 2552 2553 2554 2555 2556 2557 2558 2559 2560 2561 2562 2563 2564 2565 2566 2567 2568 2569 2570 2571 2572 2573 2574 2575 2576 2577 2578 2579 2580 2581 2582 2583 2584 2585 2586 2587 2588 2589 2590 2591 2592 2593 2594 2595 2596 2597 2598 2599 2600 2601 2602 2603 2604 2605 2606 2607 2608 2609 2610 2611 2612 2613 2614 2615 2616 2617 2618 2619 2620 2621 2622 2623 2624 2625 2626 2627 2628 2629 2630 2631 2632 2633 2634 2635 2636 2637 2638 2639 2640 2641 2642 2643 2644 2645 2646 2647 2648 2649 2650 2651 2652 2653 2654 2655 2656 2657 2658 2659 2660 2661 2662 2663 2664 2665 2666 2667 2668 2669 2670 2671 2672 2673 2674 2675 2676 2677 2678 2679 2680 2681 2682 2683 2684 2685 2686 2687 2688 2689 2690 2691 2692 2693 2694 2695 2696 2697 2698 2699 2700 2701 2702 2703 2704 2705 2706 2707 2708 2709 2710 2711 2712 2713 2714 2715 2716 2717 2718 2719 2720 2721 2722 2723 2724 2725 2726 2727 2728 2729 2730 2731 2732 2733 2734 2735 2736 2737 2738 2739 2740 2741 2742 2743 2744 2745 2746 2747 2748 2749 2750 2751 2752 2753 2754 2755 2756 2757 2758 2759 2760 2761 2762 2763 2764 2765 2766 2767 2768 2769 2770 2771 2772 2773 2774 2775 2776 2777 2778 2779 2780 2781 2782 2783 2784 2785 2786 2787 2788 2789 2790 2791 2792 2793 2794 2795 2796 2797 2798 2799 2800 2801 2802 2803 2804 2805 2806 2807 2808 2809 2810 2811 2812 2813 2814 2815 2816 2817 2818 2819 2820 2821 2822 2823 2824 2825 2826 2827 2828 2829 2830 2831 2832 2833 2834 2835 2836 2837 2838 2839 2840 2841 2842 2843 2844 2845 2846 2847 2848 2849 2850 2851 2852 2853 2854 2855 2856 2857 2858 2859 2860 2861 2862 2863 2864 2865 2866 2867 2868 2869 2870 2871 2872 2873 2874 2875 2876 2877 2878 2879 2880 2881 2882 2883 2884 2885 2886 2887 2888 2889 2890 2891 2892 2893 2894 2895 2896 2897 2898 2899 2900 2901 2902 2903 2904 2905 2906 2907 2908 2909 2910 2911 2912 2913 2914 2915 2916 2917 2918 2919 2920 2921 2922 2923 2924 2925 2926 2927 2928 2929 2930 2931 2932 2933 2934 2935 2936 2937 2938 2939 2940 2941 2942 2943 2944 2945 2946 2947 2948 2949 2950 2951 2952 2953 2954 2955 2956 2957 2958 2959 2960 2961 2962 2963 2964 2965 2966 2967 2968 2969 2970 2971 2972 2973 2974 2975 2976 2977 2978 2979 2980 2981 2982 2983 2984 2985 2986 2987 2988 2989 2990 2991 2992 2993 2994 2995 2996 2997 2998 2999 3000 3001 3002 3003 3004 3005 3006 3007 3008 3009 3010 3011 3012 3013 3014 3015 3016 3017 3018 3019 3020 3021 3022 3023 3024 3025 3026 3027 3028 3029 3030 3031 3032 3033 3034 3035 3036 3037 3038 3039 3040 3041 3042 3043 3044 3045 3046 3047 3048 3049 3050 3051 3052 3053 3054 3055 3056 3057 3058 3059 3060 3061 3062 3063 3064 3065 3066 3067 3068 3069 3070 3071 3072 3073 3074 3075 3076 3077 3078 3079 3080 3081 3082 3083 3084 3085 3086 3087 3088 3089 3090 3091 3092 3093 3094 3095 3096 3097 3098 3099 3100 3101 3102 3103 3104 3105 3106 3107 3108 3109 3110 3111 3112 3113 3114 3115 3116 3117 3118 3119 3120 3121 3122 3123 3124 3125 3126 3127 3128 3129 3130 3131 3132 3133 3134 3135 3136 3137 3138 3139 3140 3141 3142 3143 3144 3145 3146 3147 3148 3149 3150 3151 3152 3153 3154 3155 3156 3157 3158 3159 3160 3161 3162 3163 3164 3165 3166 3167 3168 3169 3170 3171 3172 3173 3174 3175 3176 3177 3178 3179 3180 3181 3182 3183 3184 3185 3186 3187 3188 3189 3190 3191 3192 3193 3194 3195 3196 3197 3198 3199 3200 3201 3202 3203 3204 3205 3206 3207 3208 3209 3210 3211 3212 3213 3214 3215 3216 3217 3218 3219 3220 3221 3222 3223 3224 3225 3226 3227 3228 3229 3230 3231 3232 3233 3234 3235 3236 3237 3238 3239 3240 3241 3242 3243 3244 3245 3246 3247 3248 3249 3250 3251 3252 3253 3254 3255 3256 3257 3258 3259 3260 3261 3262 3263 3264 3265 3266 3267 3268 3269 3270 3271 3272 3273 3274 3275 3276 3277 3278 3279 3280 3281 3282 3283 3284 3285 3286 3287 3288 3289 3290 3291 3292 3293 3294 3295 3296 3297 3298 3299 3300 3301 3302 3303 3304 3305 3306 3307 3308 3309 3310 3311 3312 3313 3314 3315 3316 3317 3318 3319 3320 3321 3322 3323 3324 3325 3326 3327 3328 3329 3330 3331 3332 3333 3334 3335 3336 3337 3338 3339 3340 3341 3342 3343 3344 3345 3346 3347 3348 3349 3350 3351 3352 3353 3354 3355 3356 3357 3358 3359 3360 3361 3362 3363 3364 3365 3366 3367 3368 3369 3370 3371 3372 3373 3374 3375 3376 3377 3378 3379 3380 3381 3382 3383 3384 3385 3386 3387 3388 3389 3390 3391 3392 3393 3394 3395 3396 3397 3398 3399 3400 3401 3402 3403 3404 3405 3406 3407 3408 3409 3410 3411 3412 3413 3414 3415 3416 3417 3418 3419 3420 3421 3422 3423 3424 3425 3426 3427 3428 3429 3430 3431 3432 3433 3434 3435 3436 3437 3438 3439 3440 3441 3442 3443 3444 3445 3446 3447 3448 3449 3450 3451 3452 3453 3454 3455 3456 3457 3458 3459 3460 3461 3462 3463 3464 3465 3466 3467 3468 3469 3470 3471 3472 3473 3474 3475 3476 3477 3478 3479 3480 3481 3482 3483 3484 3485 3486 3487 3488 3489 3490 3491 3492 3493 3494 3495 3496 3497 3498 3499 3500 3501 3502 3503 3504 3505 3506 3507 3508 3509 3510 3511 3512 3513 3514 3515 3516 3517 3518 3519 3520 3521 3522 3523 3524 3525 3526 3527 3528 3529 3530 3531 3532 3533 3534 3535 3536 3537 3538 3539 3540 3541 3542 3543 3544 3545 3546 3547 3548 3549 3550 3551 3552 3553 3554 3555 3556 3557 3558 3559 3560 3561 3562 3563 3564 3565 3566 3567 3568 3569 3570 3571 3572 3573 3574 3575 3576 3577 3578 3579 3580 3581 3582 3583 3584 3585 3586 3587 3588 3589 3590 3591 3592 3593 3594 3595 3596 3597 3598 3599 3600 3601 3602 3603 3604 3605 3606 3607 3608 3609 3610 3611 3612 3613 3614 3615 3616 3617 3618 3619 3620 3621 3622 3623 3624 3625 3626 3627 3628 3629 3630 3631 3632 3633 3634 3635 3636 3637 3638 3639 3640 3641 3642 3643 3644 3645 3646 3647 3648 3649 3650 3651 3652 3653 3654 3655 3656 3657 3658 3659 3660 3661 3662 3663 3664 3665 3666 3667 3668 3669 3670 3671 3672 3673 3674 3675 3676 3677 3678 3679 3680 3681 3682 3683 3684 3685 3686 3687 3688 3689 3690 3691 3692 3693 3694 3695 3696 3697 3698 3699 3700 3701 3702 3703 3704 3705 3706 3707 3708 3709 3710 3711 3712 3713 3714 3715 3716 3717 3718 3719 3720 3721 3722 3723 3724 3725 3726 3727 3728 3729 3730 3731 3732 3733 3734 3735 3736 3737 3738 3739 3740 3741 3742 3743 3744 3745 3746 3747 3748 3749 3750 3751 3752 3753 3754 3755 3756 3757 3758 3759 3760 3761 3762 3763 3764 3765 3766 3767 3768 3769 3770 3771 3772 3773 3774 3775 3776 3777 3778 3779 3780 3781 3782 3783 3784 3785 3786 3787 3788 3789 3790 3791 3792 3793 3794 3795 3796 3797 3798 3799 3800 3801 3802 3803 3804 3805 3806 3807 3808 3809 3810 3811 3812 3813 3814 3815 3816 3817 3818 3819 3820 3821 3822 3823 3824 3825 3826 3827 3828 3829 3830 3831 3832 3833 3834 3835 3836 3837 3838 3839 3840 3841 3842 3843 3844 3845 3846 3847 3848 3849 3850 3851 3852 3853 3854 3855 3856 3857 3858 3859 3860 3861 3862 3863 3864 3865 3866 3867 3868 3869 3870 3871 3872 3873 3874 3875 3876 3877 3878 3879 3880 3881 3882 3883 3884 3885 3886 3887 3888 3889 3890 3891 3892 3893 3894 3895 3896 3897 3898 3899 3900 3901 3902 3903 3904 3905 3906 3907 3908 3909 3910 3911 3912 3913 3914 3915 3916 3917 3918 3919 3920 3921 3922 3923 3924 3925 3926 3927 3928 3929 3930 3931 3932 3933 3934 3935 3936 3937 3938 3939 3940 3941 3942 3943 3944 3945 3946 3947 3948 3949 3950 3951 3952 3953 3954 3955 3956 3957 3958 3959 3960 3961 3962 3963 3964 3965 3966 3967 3968 3969 3970 3971 3972 3973 3974 3975 3976 3977 3978 3979 3980 3981 3982 3983 3984 3985 3986 3987 3988 3989 3990 3991 3992 3993 3994 3995 3996 3997 3998 3999 4000 4001 4002 4003 4004 4005 4006 4007 4008 4009 4010 4011 4012 4013 4014 4015 4016 4017 4018 4019 4020 4021 4022 4023 4024 4025 4026 4027 4028 4029 4030 4031 4032 4033 4034 4035 4036 4037 4038 4039 4040 4041 4042 4043 4044 4045 4046 4047 4048 4049 4050 4051 4052 4053 4054 4055 4056 4057 4058 4059 4060 4061 4062 4063 4064 4065 4066 4067 4068 4069 4070 4071 4072 4073 4074 4075 4076 4077 4078 4079 4080 4081 4082 4083 4084 4085 4086 4087 4088 4089 4090 4091 4092 4093 4094 4095 4096 4097 4098 4099 4100 4101 4102 4103 4104 4105 4106 4107 4108 4109 4110 4111 4112 4113 4114 4115 4116 4117 4118 4119 4120 4121 4122 4123 4124 4125 4126 4127 4128 4129 4130 4131 4132 4133 4134 4135 4136 4137 4138 4139 4140 4141 4142 4143 4144 4145 4146 4147 4148 4149 4150 4151 4152 4153 4154 4155 4156 4157 4158 4159 4160 4161 4162 4163 4164 4165 4166 4167 4168 4169 4170 4171 4172 4173 4174 4175 4176 4177 4178 4179 4180 4181 4182 4183 4184 4185 4186 4187 4188 4189 4190 4191 4192 4193 4194 4195 4196 4197 4198 4199 4200 4201 4202 4203 4204 4205 4206 4207 4208 4209 4210 4211 4212 4213 4214 4215 4216 4217 4218 4219 4220 4221 4222 4223 4224 4225 4226 4227 4228 4229 4230 4231 4232 4233 4234 4235 4236 4237 4238 4239 4240 4241 4242 4243 4244 4245 4246 4247 4248 4249 4250 4251 4252 4253 4254 4255 4256 4257 4258 4259 4260 4261 4262 4263 4264 4265 4266 4267 4268 4269 4270 4271 4272 4273 4274 4275 4276 4277 4278 4279 4280 4281 4282 4283 4284 4285 4286 4287 4288 4289 4290 4291 4292 4293 4294 4295 4296 4297 4298 4299 4300 4301 4302 4303 4304 4305 4306 4307 4308 4309 4310 4311 4312 4313 4314 4315 4316 4317 4318 4319 4320 4321 4322 4323 4324 4325 4326 4327 4328 4329 4330 4331 4332 4333 4334 4335 4336 4337 4338 4339 4340 4341 4342 4343 4344 4345 4346 4347 4348 4349 4350 4351 4352 4353 4354 4355 4356 4357 4358 4359 4360 4361 4362 4363 4364 4365 4366 4367 4368 4369 4370 4371 4372 4373 4374 4375 4376 4377 4378 4379 4380 4381 4382 4383 4384 4385 4386 4387 4388 4389 4390 4391 4392 4393 4394 4395 4396 4397 4398 4399 4400 4401 4402 4403 4404 4405 4406 4407 4408 4409 4410 4411 4412 4413 4414 4415 4416 4417 4418 4419 4420 4421 4422 4423 4424 4425 4426 4427 4428 4429 4430 4431 4432 4433 4434 4435 4436 4437 4438 4439 4440 4441 4442 4443 4444 4445 4446 4447 4448 4449 4450 4451 4452 4453 4454 4455 4456 4457 4458 4459 4460 4461 4462 4463 4464 4465 4466 4467 4468 4469 4470 4471 4472 4473 4474 4475 4476 4477 4478 4479 4480 4481 4482 4483 4484 4485 4486 4487 4488 4489 4490 4491 4492 4493 4494 4495 4496 4497 4498 4499 4500 4501 4502 4503 4504 4505 4506 4507 4508 4509 4510 4511 4512 4513 4514 4515 4516 4517 4518 4519 4520 4521 4522 4523 4524 4525 4526 4527 4528 4529 4530 4531 4532 4533 4534 4535 4536 4537 4538 4539 4540 4541 4542 4543 4544 4545 4546 4547 4548 4549 4550 4551 4552 4553 4554 4555 4556 4557 4558 4559 4560 4561 4562 4563 4564 4565 4566 4567 4568 4569 4570 4571 4572 4573 4574 4575 4576 4577 4578 4579 4580 4581 4582 4583 4584 4585 4586 4587 4588 4589 4590 4591 4592 4593 4594 4595 4596 4597 4598 4599 4600 4601 4602 4603 4604 4605 4606 4607 4608 4609 4610 4611 4612 4613 4614 4615 4616 4617 4618 4619 4620 4621 4622 4623 4624 4625 4626 4627 4628 4629 4630 4631 4632 4633 4634 4635 4636 4637 4638 4639 4640 4641 4642 4643 4644 4645 4646 4647 4648 4649 4650 4651 4652 4653 4654 4655 4656 4657 4658 4659 4660 4661 4662 4663 4664 4665 4666 4667 4668 4669 4670 4671 4672 4673 4674 4675 4676 4677 4678 4679 4680 4681 4682 4683 4684 4685 4686 4687 4688 4689 4690 4691 4692 4693 4694 4695 4696 4697 4698 4699 4700 4701 4702 4703 4704 4705 4706 4707 4708 4709 4710 4711 4712 4713 4714 4715 4716 4717 4718 4719 4720 4721 4722 4723 4724 4725 4726 4727 4728 4729 4730 4731 4732 4733 4734 4735 4736 4737 4738 4739 4740 4741 4742 4743 4744 4745 4746 4747 4748 4749 4750 4751 4752 4753 4754 4755 4756 4757 4758 4759 4760 4761 4762 4763 4764 4765 4766 4767 4768 4769 4770 4771 4772 4773 4774 4775 4776 4777 4778 4779 4780 4781 4782 4783 4784 4785 4786 4787 4788 4789 4790 4791 4792 4793 4794 4795 4796 4797 4798 4799 4800 4801 4802 4803 4804 4805 4806 4807 4808 4809 4810 4811 4812 4813 4814 4815 4816 4817 4818 4819 4820 4821 4822 4823 4824 4825 4826 4827 4828 4829 4830 4831 4832 4833 4834 4835 4836 4837 4838 4839 4840 4841 4842 4843 4844 4845 4846 4847 4848 4849 4850 4851 4852 4853 4854 4855 4856 4857 4858 4859 4860 4861 4862 4863 4864 4865 4866 4867 4868 4869 4870 4871 4872 4873 4874 4875 4876 4877 4878 4879 4880 4881 4882 4883 4884 4885 4886 4887 4888 4889 4890 4891 4892 4893 4894 4895 4896 4897 4898 4899 4900 4901 4902 4903 4904 4905 4906 4907 4908 4909 4910 4911 4912 4913 4914 4915 4916 4917 4918 4919 4920 4921 4922 4923 4924 4925 4926 4927 4928 4929 4930 4931 4932 4933 4934 4935 4936 4937 4938 4939 4940 4941 4942 4943 4944 4945 4946 4947 4948 4949 4950 4951 4952 4953 4954 4955 4956 4957 4958 4959 4960 4961 4962 4963 4964 4965 4966 4967 4968 4969 4970 4971 4972 4973 4974 4975 4976 4977 4978 4979 4980 4981 4982 4983 4984 4985 4986 4987 4988 4989 4990 4991 4992 4993 4994 4995 4996 4997 4998 4999 5000 5001 5002 5003 5004 5005 5006 5007 5008 5009 5010 5011 5012 5013 5014 5015 5016 5017 5018 5019 5020 5021 5022 5023 5024 5025 5026 5027 5028 5029 5030 5031 5032 5033 5034 5035 5036 5037 5038 5039 5040 5041 5042 5043 5044 5045 5046 5047 5048 5049 5050 5051 5052 5053 5054 5055 5056 5057 5058 5059 5060 5061 5062 5063 5064 5065 5066 5067 5068 5069 5070 5071 5072 5073 5074 5075 5076 5077 5078 5079 5080 5081 5082 5083 5084 5085 5086 5087 5088 5089 5090 5091 5092 5093 5094 5095 5096 5097 5098 5099 5100 5101 5102 5103 5104 5105 5106 5107 5108 5109 5110 5111 5112 5113 5114 5115 5116 5117 5118 5119 5120 5121 5122 5123 5124 5125 5126 5127 5128 5129 5130 5131 5132 5133 5134 5135 5136 5137 5138 5139 5140 5141 5142 5143 5144 5145 5146 5147 5148 5149 5150 5151 5152 5153 5154 5155 5156 5157 5158 5159 5160 5161 5162 5163 5164 5165 5166 5167 5168 5169 5170 5171 5172 5173 5174 5175 5176 5177 5178 5179 5180 5181 5182 5183 5184 5185 5186 5187 5188 5189 5190 5191 5192 5193 5194 5195 5196 5197 5198 5199 5200 5201 5202 5203 5204 5205 5206 5207 5208 5209 5210 5211 5212 5213 5214 5215 5216 5217 5218 5219 5220 5221 5222 5223 5224 5225 5226 5227 5228 5229 5230 5231 5232 5233 5234 5235 5236 5237 5238 5239 5240 5241 5242 5243 5244 5245 5246 5247 5248 5249 5250 5251 5252 5253 5254 5255 5256 5257 5258 5259 5260 5261 5262 5263 5264 5265 5266 5267 5268 5269 5270 5271 5272 5273 5274 5275 5276 5277 5278 5279 5280 5281 5282 5283 5284 5285 5286 5287 5288 5289 5290 5291 5292 5293 5294 5295 5296 5297 5298 5299 5300 5301 5302 5303 5304 5305 5306 5307 5308 5309 5310 5311 5312 5313 5314 5315 5316 5317 5318 5319 5320 5321 5322 5323 5324 5325 5326 5327 5328 5329 5330 5331 5332 5333 5334 5335 5336 5337 5338 5339 5340 5341 5342 5343 5344 5345 5346 5347 5348 5349 5350 5351 5352 5353 5354 5355 5356 5357 5358 5359 5360 5361 5362 5363 5364 5365 5366 5367 5368 5369 5370 5371 5372 5373 5374 5375 5376 5377 5378 5379 5380 5381 5382 5383 5384 5385 5386 5387 5388 5389 5390 5391 5392 5393 5394 5395 5396 5397 5398 5399 5400 5401 5402 5403 5404 5405 5406 5407 5408 5409 5410 5411 5412 5413 5414 5415 5416 5417 5418 5419 5420 5421 5422 5423 5424 5425 5426 5427 5428 5429 5430 5431 5432 5433 5434 5435 5436 5437 5438 5439 5440 5441 5442 5443 5444 5445 5446 5447 5448 5449 5450 5451 5452 5453 5454 5455 5456 5457 5458 5459 5460 5461 5462 5463 5464 5465 5466 5467 5468 5469 5470 5471 5472 5473 5474 5475 5476 5477 5478 5479 5480 5481 5482 5483 5484 5485 5486 5487 5488 5489 5490 5491 5492 5493 5494 5495 5496 5497 5498 5499 5500 5501 5502 5503 5504 5505 5506 5507 5508 5509 5510 5511 5512 5513 5514 5515 5516 5517 5518 5519 5520 5521 5522 5523 5524 5525 5526 5527 5528 5529 5530 5531 5532 5533 5534 5535 5536 5537 5538 5539 5540 5541 5542 5543 5544 5545 5546 5547 5548 5549 5550 5551 5552 5553 5554 5555 5556 5557 5558 5559 5560 5561 5562 5563 5564 5565 5566 5567 5568 5569 5570 5571 5572 5573 5574 5575 5576 5577 5578 5579 5580 5581 5582 5583 5584 5585 5586 5587 5588 5589 5590 5591 5592 5593 5594 5595 5596 5597 5598 5599 5600 5601 5602 5603 5604 5605 5606 5607 5608 5609 5610 5611 5612 5613 5614 5615 5616 5617 5618 5619 5620 5621 5622 5623 5624 5625 5626 5627 5628 5629 5630 5631 5632 5633 5634 5635 5636 5637 5638 5639 5640 5641 5642 5643 5644 5645 5646 5647 5648 5649 5650 5651 5652 5653 5654 5655 5656 5657 5658 5659 5660 5661 5662 5663 5664 5665 5666 5667 5668 5669 5670 5671 5672 5673 5674 5675 5676 5677 5678 5679 5680 5681 5682 5683 5684 5685 5686 5687 5688 5689 5690 5691 5692 5693 5694 5695 5696 5697 5698 5699 5700 5701 5702 5703 5704 5705 5706 5707 5708 5709 5710 5711 5712 5713 5714 5715 5716 5717 5718 5719 5720 5721 5722 5723 5724 5725 5726 5727 5728 5729 5730 5731 5732 5733 5734 5735 5736 5737 5738 5739 5740 5741 5742 5743 5744 5745 5746 5747 5748 5749 5750 5751 5752 5753 5754 5755 5756 5757 5758 5759 5760 5761 5762 5763 5764 5765 5766 5767 5768 5769 5770 5771 5772 5773 5774 5775 5776 5777 5778 5779 5780 5781 5782 5783 5784 5785 5786 5787 5788 5789 5790 5791 5792 5793 5794 5795 5796 5797 5798 5799 5800 5801 5802 5803 5804 5805 5806 5807 5808 5809 5810 5811 5812 5813 5814 5815 5816 5817 5818 5819 5820 5821 5822 5823 5824 5825 5826 5827 5828 5829 5830 5831 5832 5833 5834 5835 5836 5837 5838 5839 5840 5841 5842 5843 5844 5845 5846 5847 5848 5849 5850 5851 5852 5853 5854 5855 5856 5857 5858 5859 5860 5861 5862 5863 5864 5865 5866 5867 5868 5869 5870 5871 5872 5873 5874 5875 5876 5877 5878 5879 5880 5881 5882 5883 5884 5885 5886 5887 5888 5889 5890 5891 5892 5893 5894 5895 5896 5897 5898 5899 5900 5901 5902 5903 5904 5905 5906 5907 5908 5909 5910 5911 5912 5913 5914 5915 5916 5917 5918 5919 5920 5921 5922 5923 5924 5925 5926 5927 5928 5929 5930 5931 5932 5933 5934 5935 5936 5937 5938 5939 5940 5941 5942 5943 5944 5945 5946 5947 5948 5949 5950 5951 5952 5953 5954 5955 5956 5957 5958 5959 5960 5961 5962 5963 5964 5965 5966 5967 5968 5969 5970 5971 5972 5973 5974 5975 5976 5977 5978 5979 5980 5981 5982 5983 5984 5985 5986 5987 5988 5989 5990 5991 5992 5993 5994 5995 5996 5997 5998 5999 6000 6001 6002 6003 6004 6005 6006 6007 6008 6009 6010 6011 6012 6013 6014 6015 6016 6017 6018 6019 6020 6021 6022 6023 6024 6025 6026 6027 6028 6029 6030 6031 6032 6033 6034 6035 6036 6037 6038 6039 6040 6041 6042 6043 6044 6045 6046 6047 6048 6049 6050 6051 6052 6053 6054 6055 6056 6057 6058 6059 6060 6061 6062 6063 6064 6065 6066 6067 6068 6069 6070 6071 6072 6073 6074 6075 6076 6077 6078 6079 6080 6081 6082 6083 6084 6085 6086 6087 6088 6089 6090 6091 6092 6093 6094 6095 6096 6097 6098 6099 6100 6101 6102 6103 6104 6105 6106 6107 6108 6109 6110 6111 6112 6113 6114 6115 6116 6117 6118 6119 6120 6121 6122 6123 6124 6125 6126 6127 6128 6129 6130 6131 6132 6133 6134 6135 6136 6137 6138 6139 6140 6141 6142 6143 6144 6145 6146 6147 6148 6149 6150 6151 6152 6153 6154 6155 6156 6157 6158 6159 6160 6161 6162 6163 6164 6165 6166 6167 6168 6169 6170 6171 6172 6173 6174 6175 6176 6177 6178 6179 6180 6181 6182 6183 6184 6185 6186 6187 6188 6189 6190 6191 6192 6193 6194 6195 6196 6197 6198 6199 6200 6201 6202 6203 6204 6205 6206 6207 6208 6209 6210 6211 6212 6213 6214 6215 6216 6217 6218 6219 6220 6221 6222 6223 6224 6225 6226 6227 6228 6229 6230 6231 6232 6233 6234 6235 6236 6237 6238 6239 6240 6241 6242 6243 6244 6245 6246 6247 6248 6249 6250 6251 6252 6253 6254 6255 6256 6257 6258 6259 6260 6261 6262 6263 6264 6265 6266 6267 6268 6269 6270 6271 6272 6273 6274 6275 6276 6277 6278 6279 6280 6281 6282 6283 6284 6285 6286 6287 6288 6289 6290 6291 6292 6293 6294 6295 6296 6297 6298 6299 6300 6301 6302 6303 6304 6305 6306 6307 6308 6309 6310 6311 6312 6313 6314 6315 6316 6317 6318 6319 6320 6321 6322 6323 6324 6325 6326 6327 6328 6329 6330 6331 6332 6333 6334 6335 6336 6337 6338 6339 6340 6341 6342 6343 6344 6345 6346 6347 6348 6349 6350 6351 6352 6353 6354 6355 6356 6357 6358 6359 6360 6361 6362 6363 6364 6365 6366 6367 6368 6369 6370 6371 6372 6373 6374 6375 6376 6377 6378 6379 6380 6381 6382 6383 6384 6385 6386 6387 6388 6389 6390 6391 6392 6393 6394 6395 6396 6397 6398 6399 6400 6401 6402 6403 6404 6405 6406 6407 6408 6409 6410 6411 6412 6413 6414 6415 6416 6417 6418 6419 6420 6421 6422 6423 6424 6425 6426 6427 6428 6429 6430 6431 6432 6433 6434 6435 6436 6437 6438 6439 6440 6441 6442 6443 6444 6445 6446 6447 6448 6449 6450 6451 6452 6453 6454 6455 6456 6457 6458 6459 6460 6461 6462 6463 6464 6465 6466 6467 6468 6469 6470 6471 6472 6473 6474 6475 6476 6477 6478 6479 6480 6481 6482 6483 6484 6485 6486 6487 6488 6489 6490 6491 6492 6493 6494 6495 6496 6497 6498 6499 6500 6501 6502 6503 6504 6505 6506 6507 6508 6509 6510 6511 6512 6513 6514 6515 6516 6517 6518 6519 6520 6521 6522 6523 6524 6525 6526 6527 6528 6529 6530 6531 6532 6533 6534 6535 6536 6537 6538 6539 6540 6541 6542 6543 6544 6545 6546 6547 6548 6549 6550 6551 6552 6553 6554 6555 6556 6557 6558 6559 6560 6561 6562 6563 6564 6565 6566 6567 6568 6569 6570 6571 6572 6573 6574 6575 6576 6577 6578 6579 6580 6581 6582 6583 6584 6585 6586 6587 6588 6589 6590 6591 6592 6593 6594 6595 6596 6597 6598 6599 6600 6601 6602 6603 6604 6605 6606 6607 6608 6609 6610 6611 6612 6613 6614 6615 6616 6617 6618 6619 6620 6621 6622 6623 6624 6625 6626 6627 6628 6629 6630 6631 6632 6633 6634 6635 6636 6637 6638 6639 6640 6641 6642 6643 6644 6645 6646 6647 6648 6649 6650 6651 6652 6653 6654 6655 6656 6657 6658 6659 6660 6661 6662 6663 6664 6665 6666 6667 6668 6669 6670 6671 6672 6673 6674 6675 6676 6677 6678 6679 6680 6681 6682 6683 6684 6685 6686 6687 6688 6689 6690 6691 6692 6693 6694 6695 6696 6697 6698 6699 6700 6701 6702 6703 6704 6705 6706 6707 6708 6709 6710 6711 6712 6713 6714 6715 6716 6717 6718 6719 6720 6721 6722 6723 6724 6725 6726 6727 6728 6729 6730 6731 6732 6733 6734 6735 6736 6737 6738 6739 6740 6741 6742 6743 6744 6745 6746 6747 6748 6749 6750 6751 6752 6753 6754 6755 6756 6757 6758 6759 6760 6761 6762 6763 6764 6765 6766 6767 6768 6769 6770 6771 6772 6773 6774 6775 6776 6777 6778 6779 6780 6781 6782 6783 6784 6785 6786 6787 6788 6789 6790 6791 6792 6793 6794 6795 6796 6797 6798 6799 6800 6801 6802 6803 6804 6805 6806 6807 6808 6809 6810 6811 6812 6813 6814 6815 6816 6817 6818 6819 6820 6821 6822 6823 6824 6825 6826 6827 6828 6829 6830 6831 6832 6833 6834 6835 6836 6837 6838 6839 6840 6841 6842 6843 6844 6845 6846 6847 6848 6849 6850 6851 6852 6853 6854 6855 6856 6857 6858 6859 6860 6861 6862 6863 6864 6865 6866 6867 6868 6869 6870 6871 6872 6873 6874 6875 6876 6877 6878 6879 6880 6881 6882 6883 6884 6885 6886 6887 6888 6889 6890 6891 6892 6893 6894 6895 6896 6897 6898 6899 6900 6901 6902 6903 6904 6905 6906 6907 6908 6909 6910 6911 6912 6913 6914 6915 6916 6917 6918 6919 6920 6921 6922 6923 6924 6925 6926 6927 6928 6929 6930 6931 6932 6933 6934 6935 6936 6937 6938 6939 6940 6941 6942 6943 6944 6945 6946 6947 6948 6949 6950 6951 6952 6953 6954 6955 6956 6957 6958 6959 6960 6961 6962 6963 6964 6965 6966 6967 6968 6969 6970 6971 6972 6973 6974 6975 6976 6977 6978 6979 6980 6981 6982 6983 6984 6985 6986 6987 6988 6989 6990 6991 6992 6993 6994 6995 6996 6997 6998 6999 7000 7001 7002 7003 7004 7005 7006 7007 7008 7009 7010 7011 7012 7013 7014 7015 7016 7017 7018 7019 7020 7021 7022 7023 7024 7025 7026 7027 7028 7029 7030 7031 7032 7033 7034 7035 7036 7037 7038 7039 7040 7041 7042 7043 7044 7045 7046 7047 7048 7049 7050 7051 7052 7053 7054 7055 7056 7057 7058 7059 7060 7061 7062 7063 7064 7065 7066 7067 7068 7069 7070 7071 7072 7073 7074 7075 7076 7077 7078 7079 7080 7081 7082 7083 7084 7085 7086 7087 7088 7089 7090 7091 7092 7093 7094 7095 7096 7097 7098 7099 7100 7101 7102 7103 7104 7105 7106 7107 7108 7109 7110 7111 7112 7113 7114 7115 7116 7117 7118 7119 7120 7121 7122 7123 7124 7125 7126 7127 7128 7129 7130 7131 7132 7133 7134 7135 7136 7137 7138 7139 7140 7141 7142 7143 7144 7145 7146 7147 7148 7149 7150 7151 7152 7153 7154 7155 7156 7157 7158 7159 7160 7161 7162 7163 7164 7165 7166 7167 7168 7169 7170 7171 7172 7173 7174 7175 7176 7177 7178 7179 7180 7181 7182 7183 7184 7185 7186 7187 7188 7189 7190 7191 7192 7193 7194 7195 7196 7197 7198 7199 7200 7201 7202 7203 7204 7205 7206 7207 7208 7209 7210 7211 7212 7213 7214 7215 7216 7217 7218 7219 7220 7221 7222 7223 7224 7225 7226 7227 7228 7229 7230 7231 7232 7233 7234 7235 7236 7237 7238 7239 7240 7241 7242 7243 7244 7245 7246 7247 7248 7249 7250 7251 7252 7253 7254 7255 7256 7257 7258 7259 7260 7261 7262 7263 7264 7265 7266 7267 7268 7269 7270 7271 7272 7273 7274 7275 7276 7277 7278 7279 7280 7281 7282 7283 7284 7285 7286 7287 7288 7289 7290 7291 7292 7293 7294 7295 7296 7297 7298 7299 7300 7301 7302 7303 7304 7305 7306 7307 7308 7309 7310 7311 7312 7313 7314 7315 7316 7317 7318 7319 7320 7321 7322 7323 7324 7325 7326 7327 7328 7329 7330 7331 7332 7333 7334 7335 7336 7337 7338 7339 7340 7341 7342 7343 7344 7345 7346 7347 7348 7349 7350 7351 7352 7353 7354 7355 7356 7357 7358 7359 7360 7361 7362 7363 7364 7365 7366 7367 7368 7369 7370 7371 7372 7373 7374 7375 7376 7377 7378 7379 7380 7381 7382 7383 7384 7385 7386 7387 7388 7389 7390 7391 7392 7393 7394 7395 7396 7397 7398 7399 7400 7401 7402 7403 7404 7405 7406 7407 7408 7409 7410 7411 7412 7413 7414 7415 7416 7417 7418 7419 7420 7421 7422 7423 7424 7425 7426 7427 7428 7429 7430 7431 7432 7433 7434 7435 7436 7437 7438 7439 7440 7441 7442 7443 7444 7445 7446 7447 7448 7449 7450 7451 7452 7453 7454 7455 7456 7457 7458 7459 7460 7461 7462 7463 7464 7465 7466 7467 7468 7469 7470 7471 7472 7473 7474 7475 7476 7477 7478 7479 7480 7481 7482 7483 7484 7485 7486 7487 7488 7489 7490 7491 7492 7493 7494 7495 7496 7497 7498 7499 7500 7501 7502 7503 7504 7505 7506 7507 7508 7509 7510 7511 7512 7513 7514 7515 7516 7517 7518 7519 7520 7521 7522 7523 7524 7525 7526 7527 7528 7529 7530 7531 7532 7533 7534 7535 7536 7537 7538 7539 7540 7541 7542 7543 7544 7545 7546 7547 7548 7549 7550 7551 7552 7553 7554 7555 7556 7557 7558 7559 7560 7561 7562 7563 7564 7565 7566 7567 7568 7569 7570 7571 7572 7573 7574 7575 7576 7577 7578 7579 7580 7581 7582 7583 7584 7585 7586 7587 7588 7589 7590 7591 7592 7593 7594 7595 7596 7597 7598 7599 7600 7601 7602 7603 7604 7605 7606 7607 7608 7609 7610 7611 7612 7613 7614 7615 7616 7617 7618 7619 7620 7621 7622 7623 7624 7625 7626 7627 7628 7629 7630 7631 7632 7633 7634 7635 7636 7637 7638 7639 7640 7641 7642 7643 7644 7645 7646 7647 7648 7649 7650 7651 7652 7653 7654 7655 7656 7657 7658 7659 7660 7661 7662 7663 7664 7665 7666 7667 7668 7669 7670 7671 7672 7673 7674 7675 7676 7677 7678 7679 7680 7681 7682 7683 7684 7685 7686 7687 7688 7689 7690 7691 7692 7693 7694 7695 7696 7697 7698 7699 7700 7701 7702 7703 7704 7705 7706 7707 7708 7709 7710 7711 7712 7713 7714 7715 7716 7717 7718 7719 7720 7721 7722 7723 7724 7725 7726 7727 7728 7729 7730 7731 7732 7733 7734 7735 7736 7737 7738 7739 7740 7741 7742 7743 7744 7745 7746 7747 7748 7749 7750 7751 7752 7753 7754 7755 7756 7757 7758 7759 7760 7761 7762 7763 7764 7765 7766 7767 7768 7769 7770 7771 7772 7773 7774 7775 7776 7777 7778 7779 7780 7781 7782 7783 7784 7785 7786 7787 7788 7789 7790 7791 7792 7793 7794 7795 7796 7797 7798 7799 7800 7801 7802 7803 7804 7805 7806 7807 7808 7809 7810 7811 7812 7813 7814 7815 7816 7817 7818 7819 7820 7821 7822 7823 7824 7825 7826 7827 7828 7829 7830 7831 7832 7833 7834 7835 7836 7837 7838 7839 7840 7841 7842 7843 7844 7845 7846 7847 7848 7849 7850 7851 7852 7853 7854 7855 7856 7857 7858 7859 7860 7861 7862 7863 7864 7865 7866 7867 7868 7869 7870 7871 7872 7873 7874 7875 7876 7877 7878 7879 7880 7881 7882 7883 7884 7885 7886 7887 7888 7889 7890 7891 7892 7893 7894 7895 7896 7897 7898 7899 7900 7901 7902 7903 7904 7905 7906 7907 7908 7909 7910 7911 7912 7913 7914 7915 7916 7917 7918 7919 7920 7921 7922 7923 7924 7925 7926 7927 7928 7929 7930 7931 7932 7933 7934 7935 7936 7937 7938 7939 7940 7941 7942 7943 7944 7945 7946 7947 7948 7949 7950 7951 7952 7953 7954 7955 7956 7957 7958 7959 7960 7961 7962 7963 7964 7965 7966 7967 7968 7969 7970 7971 7972 7973 7974 7975 7976 7977 7978 7979 7980 7981 7982 7983 7984 7985 7986 7987 7988 7989 7990 7991 7992 7993 7994 7995 7996 7997 7998 7999 8000 8001 8002 8003 8004 8005 8006 8007 8008 8009 8010 8011 8012 8013 8014 8015 8016 8017 8018 8019 8020 8021 8022 8023 8024 8025 8026 8027 8028 8029 8030 8031 8032 8033 8034 8035 8036 8037 8038 8039 8040 8041 8042 8043 8044 8045 8046 8047 8048 8049 8050 8051 8052 8053 8054 8055 8056 8057 8058 8059 8060 8061 8062 8063 8064 8065 8066 8067 8068 8069 8070 8071 8072 8073 8074 8075 8076 8077 8078 8079 8080 8081 8082 8083 8084 8085 8086 8087 8088 8089 8090 8091 8092 8093 8094 8095 8096 8097 8098 8099 8100 8101 8102 8103 8104 8105 8106 8107 8108 8109 8110 8111 8112 8113 8114 8115 8116 8117 8118 8119 8120 8121 8122 8123 8124 8125 8126 8127 8128 8129 8130 8131 8132 8133 8134 8135 8136 8137 8138 8139 8140 8141 8142 8143 8144 8145 8146 8147 8148 8149 8150 8151 8152 8153 8154 8155 8156 8157 8158 8159 8160 8161 8162 8163 8164 8165 8166 8167 8168 8169 8170 8171 8172 8173 8174 8175 8176 8177 8178 8179 8180 8181 8182 8183 8184 8185 8186 8187 8188 8189 8190 8191 8192 8193 8194 8195 8196 8197 8198 8199 8200 8201 8202 8203 8204 8205 8206 8207 8208 8209 8210 8211 8212 8213 8214 8215 8216 8217 8218 8219 8220 8221 8222 8223 8224 8225 8226 8227 8228 8229 8230 8231 8232 8233 8234 8235 8236 8237 8238 8239 8240 8241 8242 8243 8244 8245 8246 8247 8248 8249 8250 8251 8252 8253 8254 8255 8256 8257 8258 8259 8260 8261 8262 8263 8264 8265 8266 8267 8268 8269 8270 8271 8272 8273 8274 8275 8276 8277 8278 8279 8280 8281 8282 8283 8284 8285 8286 8287 8288 8289 8290 8291 8292 8293 8294 8295 8296 8297 8298 8299 8300 8301 8302 8303 8304 8305 8306 8307 8308 8309 8310 8311 8312 8313 8314 8315 8316 8317 8318 8319 8320 8321 8322 8323 8324 8325 8326 8327 8328 8329 8330 8331 8332 8333 8334 8335 8336 8337 8338 8339 8340 8341 8342 8343 8344 8345 8346 8347 8348 8349 8350 8351 8352 8353 8354 8355 8356 8357 8358 8359 8360 8361 8362 8363 8364 8365 8366 8367 8368 8369 8370 8371 8372 8373 8374 8375 8376 8377 8378 8379 8380 8381 8382 8383 8384 8385 8386 8387 8388 8389 8390 8391 8392 8393 8394 8395 8396 8397 8398 8399 8400 8401 8402 8403 8404 8405 8406 8407 8408 8409 8410 8411 8412 8413 8414 8415 8416 8417 8418 8419 8420 8421 8422 8423 8424 8425 8426 8427 8428 8429 8430 8431 8432 8433 8434 8435 8436 8437 8438 8439 8440 8441 8442 8443 8444 8445 8446 8447 8448 8449 8450 8451 8452 8453 8454 8455 8456 8457 8458 8459 8460 8461 8462 8463 8464 8465 8466 8467 8468 8469 8470 8471 8472 8473 8474 8475 8476 8477 8478 8479 8480 8481 8482 8483 8484 8485 8486 8487 8488 8489 8490 8491 8492 8493 8494 8495 8496 8497 8498 8499 8500 8501 8502 8503 8504 8505 8506 8507 8508 8509 8510 8511 8512 8513 8514 8515 8516 8517 8518 8519 8520 8521 8522 8523 8524 8525 8526 8527 8528 8529 8530 8531 8532 8533 8534 8535 8536 8537 8538 8539 8540 8541 8542 8543 8544 8545 8546 8547 8548 8549 8550 8551 8552 8553 8554 8555 8556 8557 8558 8559 8560 8561 8562 8563 8564 8565 8566 8567 8568 8569 8570 8571 8572 8573 8574 8575 8576 8577 8578 8579 8580 8581 8582 8583 8584 8585 8586 8587 8588 8589 8590 8591 8592 8593 8594 8595 8596 8597 8598 8599 8600 8601 8602 8603 8604 8605 8606 8607 8608 8609 8610 8611 8612 8613 8614 8615 8616 8617 8618 8619 8620 8621 8622 8623 8624 8625 8626 8627 8628 8629 8630 8631 8632 8633 8634 8635 8636 8637 8638 8639 8640 8641 8642 8643 8644 8645 8646 8647 8648 8649 8650 8651 8652 8653 8654 8655 8656 8657 8658 8659 8660 8661 8662 8663 8664 8665 8666 8667 8668 8669 8670 8671 8672 8673 8674 8675 8676 8677 8678 8679 8680 8681 8682 8683 8684 8685 8686 8687 8688 8689 8690 8691 8692 8693 8694 8695 8696 8697 8698 8699 8700 8701 8702 8703 8704 8705 8706 8707 8708 8709 8710 8711 8712 8713 8714 8715 8716 8717 8718 8719 8720 8721 8722 8723 8724 8725 8726 8727 8728 8729 8730 8731 8732 8733 8734 8735 8736 8737 8738 8739 8740 8741 8742 8743 8744 8745 8746 8747 8748 8749 8750 8751 8752 8753 8754 8755 8756 8757 8758 8759 8760 8761 8762 8763 8764 8765 8766 8767 8768 8769 8770 8771 8772 8773 8774 8775 8776 8777 8778 8779 8780 8781 8782 8783 8784 8785 8786 8787 8788 8789 8790 8791 8792 8793 8794 8795 8796 8797 8798 8799 8800 8801 8802 8803 8804 8805 8806 8807 8808 8809 8810 8811 8812 8813 8814 8815 8816 8817 8818 8819 8820 8821 8822 8823 8824 8825 8826 8827 8828 8829 8830 8831 8832 8833 8834 8835 8836 8837 8838 8839 8840 8841 8842 8843 8844 8845 8846 8847 8848 8849 8850 8851 8852 8853 8854 8855 8856 8857 8858 8859 8860 8861 8862 8863 8864 8865 8866 8867 8868 8869 8870 8871 8872 8873 8874 8875 8876 8877 8878 8879 8880 8881 8882 8883 8884 8885 8886 8887 8888 8889 8890 8891 8892 8893 8894 8895 8896 8897 8898 8899 8900 8901 8902 8903 8904 8905 8906 8907 8908 8909 8910 8911 8912 8913 8914 8915 8916 8917 8918 8919 8920 8921 8922 8923 8924 8925 8926 8927 8928 8929 8930 8931 8932 8933 8934 8935 8936 8937 8938 8939 8940 8941 8942 8943 8944 8945 8946 8947 8948 8949 8950 8951 8952 8953 8954 8955 8956 8957 8958 8959 8960 8961 8962 8963 8964 8965 8966 8967 8968 8969 8970 8971 8972 8973 8974 8975 8976 8977 8978 8979 8980 8981 8982 8983 8984 8985 8986 8987 8988 8989 8990 8991 8992 8993 8994 8995 8996 8997 8998 8999 9000 9001 9002 9003 9004 9005 9006 9007 9008 9009 9010 9011 9012 9013 9014 9015 9016 9017 9018 9019 9020 9021 9022 9023 9024 9025 9026 9027 9028 9029 9030 9031 9032 9033 9034 9035 9036 9037 9038 9039 9040 9041 9042 9043 9044 9045 9046 9047 9048 9049 9050 9051 9052 9053 9054 9055 9056 9057 9058 9059 9060 9061 9062 9063 9064 9065 9066 9067 9068 9069 9070 9071 9072 9073 9074 9075 9076 9077 9078 9079 9080 9081 9082 9083 9084 9085 9086 9087 9088 9089 9090 9091 9092 9093 9094 9095 9096 9097 9098 9099 9100 9101 9102 9103 9104 9105 9106 9107 9108 9109 9110 9111 9112 9113 9114 9115 9116 9117 9118 9119 9120 9121 9122 9123 9124 9125 9126 9127 9128 9129 9130 9131 9132 9133 9134 9135 9136 9137 9138 9139 9140 9141 9142 9143 9144 9145 9146 9147 9148 9149 9150 9151 9152 9153 9154 9155 9156 9157 9158 9159 9160 9161 9162 9163 9164 9165 9166 9167 9168 9169 9170 9171 9172 9173 9174 9175 9176 9177 9178 9179 9180 9181 9182 9183 9184 9185 9186 9187 9188 9189 9190 9191 9192 9193 9194 9195 9196 9197 9198 9199 9200 9201 9202 9203 9204 9205 9206 9207 9208 9209 9210 9211 9212 9213 9214 9215 9216 9217 9218 9219 9220 9221 9222 9223 9224 9225 9226 9227 9228 9229 9230 9231 9232 9233 9234 9235 9236 9237 9238 9239 9240 9241 9242 9243 9244 9245 9246 9247 9248 9249 9250 9251 9252 9253 9254 9255 9256 9257 9258 9259 9260 9261 9262 9263 9264 9265 9266 9267 9268 9269 9270 9271 9272 9273 9274 9275 9276 9277 9278 9279 9280 9281 9282 9283 9284 9285 9286 9287 9288 9289 9290 9291 9292 9293 9294 9295 9296 9297 9298 9299 9300 9301 9302 9303 9304 9305 9306 9307 9308 9309 9310 9311 9312 9313 9314 9315 9316 9317 9318 9319 9320 9321 9322 9323 9324 9325 9326 9327 9328 9329 9330 9331 9332 9333 9334 9335 9336 9337 9338 9339 9340 9341 9342 9343 9344 9345 9346 9347 9348 9349 9350 9351 9352 9353 9354 9355 9356 9357 9358 9359 9360 9361 9362 9363 9364 9365 9366 9367 9368 9369 9370 9371 9372 9373 9374 9375 9376 9377 9378 9379 9380 9381 9382 9383 9384 9385 9386 9387 9388 9389 9390 9391 9392 9393 9394 9395 9396 9397 9398 9399 9400 9401 9402 9403 9404 9405 9406 9407 9408 9409 9410 9411 9412 9413 9414 9415 9416 9417 9418 9419 9420 9421 9422 9423 9424 9425 9426 9427 9428 9429 9430 9431 9432 9433 9434 9435 9436 9437 9438 9439 9440 9441 9442 9443 9444 9445 9446 9447 9448 9449 9450 9451 9452 9453 9454 9455 9456 9457 9458 9459 9460 9461 9462 9463 9464 9465 9466 9467 9468 9469 9470 9471 9472 9473 9474 9475 9476 9477 9478 9479 9480 9481 9482 9483 9484 9485 9486 9487 9488 9489 9490 9491 9492 9493 9494 9495 9496 9497 9498 9499 9500 9501 9502 9503 9504 9505 9506 9507 9508 9509 9510 9511 9512 9513 9514 9515 9516 9517 9518 9519 9520 9521 9522 9523 9524 9525 9526 9527 9528 9529 9530 9531 9532 9533 9534 9535 9536 9537 9538 9539 9540 9541 9542 9543 9544 9545 9546 9547 9548 9549 9550 9551 9552 9553 9554 9555 9556 9557 9558 9559 9560 9561 9562 9563 9564 9565 9566 9567 9568 9569 9570 9571 9572 9573 9574 9575 9576 9577 9578 9579 9580 9581 9582 9583 9584 9585 9586 9587 9588 9589 9590 9591 9592 9593 9594 9595 9596 9597 9598 9599 9600 9601 9602 9603 9604 9605 9606 9607 9608 9609 9610 9611 9612 9613 9614 9615 9616 9617 9618 9619 9620 9621 9622 9623 9624 9625 9626 9627 9628 9629 9630 9631 9632 9633 9634 9635 9636 9637 9638 9639 9640 9641 9642 9643 9644 9645 9646 9647 9648 9649 9650 9651 9652 9653 9654 9655 9656 9657 9658 9659 9660 9661 9662 9663 9664 9665 9666 9667 9668 9669 9670 9671 9672 9673 9674 9675 9676 9677 9678 9679 9680 9681 9682 9683 9684 9685 9686 9687 9688 9689 9690 9691 9692 9693 9694 9695 9696 9697 9698 9699 9700 9701 9702 9703 9704 9705 9706 9707 9708 9709 9710 9711 9712 9713 9714 9715 9716 9717 9718 9719 9720 9721 9722 9723 9724 9725 9726 9727 9728 9729 9730 9731 9732 9733 9734 9735 9736 9737 9738 9739 9740 9741 9742 9743 9744 9745 9746 9747 9748 9749 9750 9751 9752 9753 9754 9755 9756 9757 9758 9759 9760 9761 9762 9763 9764 9765 9766 9767 9768 9769 9770 9771 9772 9773 9774 9775 9776 9777 9778 9779 9780 9781 9782 9783 9784 9785 9786 9787 9788 9789 9790 9791 9792 9793 9794 9795 9796 9797 9798 9799 9800 9801 9802 9803 9804 9805 9806 9807 9808 9809 9810 9811 9812 9813 9814 9815 9816 9817 9818 9819 9820 9821 9822 9823 9824 9825 9826 9827 9828 9829 9830 9831 9832 9833 9834 9835 9836 9837 9838 9839 9840 9841 9842 9843 9844 9845 9846 9847 9848 9849 9850 9851 9852 9853 9854 9855 9856 9857 9858 9859 9860 9861 9862 9863 9864 9865 9866 9867 9868 9869 9870 9871 9872 9873 9874 9875 9876 9877 9878 9879 9880 9881 9882 9883 9884 9885 9886 9887 9888 9889 9890 9891 9892 9893 9894 9895 9896 9897 9898 9899 9900 9901 9902 9903 9904 9905 9906 9907 9908 9909 9910 9911 9912 9913 9914 9915 9916 9917 9918 9919 9920 9921 9922 9923 9924 9925 9926 9927 9928 9929 9930 9931 9932 9933 9934 9935 9936 9937 9938 9939 9940 9941 9942 9943 9944 9945 9946 9947 9948 9949 9950 9951 9952 9953 9954 9955 9956 9957 9958 9959 9960 9961 9962 9963 9964 9965 9966 9967 9968 9969 9970 9971 9972 9973 9974 9975 9976 9977 9978 9979 9980 9981 9982 9983 9984 9985 9986 9987 9988 9989 9990 9991 9992 9993 9994 9995 9996 9997 9998 9999 10000 10001 10002 10003 10004 10005 10006 10007 10008 10009 10010 10011 10012 10013 10014 10015 10016 10017 10018 10019 10020 10021 10022 10023 10024 10025 10026 10027 10028 10029 10030 10031 10032 10033 10034 10035 10036 10037 10038 10039 10040 10041 10042 10043 10044 10045 10046 10047 10048 10049 10050 10051 10052 10053 10054 10055 10056 10057 10058 10059 10060 10061 10062 10063 10064 10065 10066 10067 10068 10069 10070 10071 10072 10073 10074 10075 10076 10077 10078 10079 10080 10081 10082 10083 10084 10085 10086 10087 10088 10089 10090 10091 10092 10093 10094 10095 10096 10097 10098 10099 10100 10101 10102 10103 10104 10105 10106 10107 10108 10109 10110 10111 10112 10113 10114 10115 10116 10117 10118 10119 10120 10121 10122 10123 10124 10125 10126 10127 10128 10129 10130 10131 10132 10133 10134 10135 10136 10137 10138 10139 10140 10141 10142 10143 10144 10145 10146 10147 10148 10149 10150 10151 10152 10153 10154 10155 10156 10157 10158 10159 10160 10161 10162 10163 10164 10165 10166 10167 10168 10169 10170 10171 10172 10173 10174 10175 10176 10177 10178 10179 10180 10181 10182 10183 10184 10185 10186 10187 10188 10189 10190 10191 10192 10193 10194 10195 10196 10197 10198 10199 10200 10201 10202 10203 10204 10205 10206 10207 10208 10209 10210 10211 10212 10213 10214 10215 10216 10217 10218 10219 10220 10221 10222 10223 10224 10225 10226 10227 10228 10229 10230 10231 10232 10233 10234 10235 10236 10237 10238 10239 10240 10241 10242 10243 10244 10245 10246 10247 10248 10249 10250 10251 10252 10253 10254 10255 10256 10257 10258 10259 10260 10261 10262 10263 10264 10265 10266 10267 10268 10269 10270 10271 10272 10273 10274 10275 10276 10277 10278 10279 10280 10281 10282 10283 10284 10285 10286 10287 10288 10289 10290 10291 10292 10293 10294 10295 10296 10297 10298 10299 10300 10301 10302 10303 10304 10305 10306 10307 10308 10309 10310 10311 10312 10313 10314 10315 10316 10317 10318 10319 10320 10321 10322 10323 10324 10325 10326 10327 10328 10329 10330 10331 10332 10333 10334 10335 10336 10337 10338 10339 10340 10341 10342 10343 10344 10345 10346 10347 10348 10349 10350 10351 10352 10353 10354 10355 10356 10357 10358 10359 10360 10361 10362 10363 10364 10365 10366 10367 10368 10369 10370 10371 10372 10373 10374 10375 10376 10377 10378 10379 10380 10381 10382 10383 10384 10385 10386 10387 10388 10389 10390 10391 10392 10393 10394 10395 10396 10397 10398 10399 10400 10401 10402 10403 10404 10405 10406 10407 10408 10409 10410 10411 10412 10413 10414 10415 10416 10417 10418 10419 10420 10421 10422 10423 10424 10425 10426 10427 10428 10429 10430 10431 10432 10433 10434 10435 10436 10437 10438 10439 10440 10441 10442 10443 10444 10445 10446 10447 10448 10449 10450 10451 10452 10453 10454 10455 10456 10457 10458 10459 10460 10461 10462 10463 10464 10465 10466 10467 10468 10469 10470 10471 10472 10473 10474 10475 10476 10477 10478 10479 10480 10481 10482 10483 10484 10485 10486 10487 10488 10489 10490 10491 10492 10493 10494 10495 10496 10497 10498 10499 10500 10501 10502 10503 10504 10505 10506 10507 10508 10509 10510 10511 10512 10513 10514 10515 10516 10517 10518 10519 10520 10521 10522 10523 10524 10525 10526 10527 10528 10529 10530 10531 10532 10533 10534 10535 10536 10537 10538 10539 10540 10541 10542 10543 10544 10545 10546 10547 10548 10549 10550 10551 10552 10553 10554 10555 10556 10557 10558 10559 10560 10561 10562 10563 10564 10565 10566 10567 10568 10569 10570 10571 10572 10573 10574 10575 10576 10577 10578 10579 10580 10581 10582 10583 10584 10585 10586 10587 10588 10589 10590 10591 10592 10593 10594 10595 10596 10597 10598 10599 10600 10601 10602 10603 10604 10605 10606 10607 10608 10609 10610 10611 10612 10613 10614 10615 10616 10617 10618 10619 10620 10621 10622 10623 10624 10625 10626 10627 10628 10629 10630 10631 10632 10633 10634 10635 10636 10637 10638 10639 10640 10641 10642 10643 10644 10645 10646 10647 10648 10649 10650 10651 10652 10653 10654 10655 10656 10657 10658 10659 10660 10661 10662 10663 10664 10665 10666 10667 10668 10669 10670 10671 10672 10673 10674 10675 10676 10677 10678 10679 10680 10681 10682 10683 10684 10685 10686 10687 10688 10689 10690 10691 10692 10693 10694 10695 10696 10697 10698 10699 10700 10701 10702 10703 10704 10705 10706 10707 10708 10709 10710 10711 10712 10713 10714 10715 10716 10717 10718 10719 10720 10721 10722 10723 10724 10725 10726 10727 10728 10729 10730 10731 10732 10733 10734 10735 10736 10737 10738 10739 10740 10741 10742 10743 10744 10745 10746 10747 10748 10749 10750 10751 10752 10753 10754 10755 10756 10757 10758 10759 10760 10761 10762 10763 10764 10765 10766 10767 10768 10769 10770 10771 10772 10773 10774 10775 10776 10777 10778 10779 10780 10781 10782 10783 10784 10785 10786 10787 10788 10789 10790 10791 10792 10793 10794 10795 10796 10797 10798 10799 10800 10801 10802 10803 10804 10805 10806 10807 10808 10809 10810 10811 10812 10813 10814 10815 10816 10817 10818 10819 10820 10821 10822 10823 10824 10825 10826 10827 10828 10829 10830 10831 10832 10833 10834 10835 10836 10837 10838 10839 10840 10841 10842 10843 10844 10845 10846 10847 10848 10849 10850 10851 10852 10853 10854 10855 10856 10857 10858 10859 10860 10861 10862 10863 10864 10865 10866 10867 10868 10869 10870 10871 10872 10873 10874 10875 10876 10877 10878 10879 10880 10881 10882 10883 10884 10885 10886 10887 10888 10889 10890 10891 10892 10893 10894 10895 10896 10897 10898 10899 10900 10901 10902 10903 10904 10905 10906 10907 10908 10909 10910 10911 10912 10913 10914 10915 10916 10917 10918 10919 10920 10921 10922 10923 10924 10925 10926 10927 10928 10929 10930 10931 10932 10933 10934 10935 10936 10937 10938 10939 10940 10941 10942 10943 10944 10945 10946 10947 10948 10949 10950 10951 10952 10953 10954 10955 10956 10957 10958 10959 10960 10961 10962 10963 10964 10965 10966 10967 10968 10969 10970 10971 10972 10973 10974 10975 10976 10977 10978 10979 10980 10981 10982 10983 10984 10985 10986 10987 10988 10989 10990 10991 10992 10993 10994 10995 10996 10997 10998 10999 11000 11001 11002 11003 11004 11005 11006 11007 11008 11009 11010 11011 11012 11013 11014 11015 11016 11017 11018 11019 11020 11021 11022 11023 11024 11025 11026 11027 11028 11029 11030 11031 11032 11033 11034 11035 11036 11037 11038 11039 11040 11041 11042 11043 11044 11045 11046 11047 11048 11049 11050 11051 11052 11053 11054 11055 11056 11057 11058 11059 11060 11061 11062 11063 11064 11065 11066 11067 11068 11069 11070 11071 11072 11073 11074 11075 11076 11077 11078 11079 11080 11081 11082 11083 11084 11085 11086 11087 11088 11089 11090 11091 11092 11093 11094 11095 11096 11097 11098 11099 11100 11101 11102 11103 11104 11105 11106 11107 11108 11109 11110 11111 11112 11113 11114 11115 11116 11117 11118 11119 11120 11121 11122 11123 11124 11125 11126 11127 11128 11129 11130 11131 11132 11133 11134 11135 11136 11137 11138 11139 11140 11141 11142 11143 11144 11145 11146 11147 11148 11149 11150 11151 11152 11153 11154 11155 11156 11157 11158 11159 11160 11161 11162 11163 11164 11165 11166 11167 11168 11169 11170 11171 11172 11173 11174 11175 11176 11177 11178 11179 11180 11181 11182 11183 11184 11185 11186 11187 11188 11189 11190 11191 11192 11193 11194 11195 11196 11197 11198 11199 11200 11201 11202 11203 11204 11205 11206 11207 11208 11209 11210 11211 11212 11213 11214 11215 11216 11217 11218 11219 11220 11221 11222 11223 11224 11225 11226 11227 11228 11229 11230 11231 11232 11233 11234 11235 11236 11237 11238 11239 11240 11241 11242 11243 11244 11245 11246 11247 11248 11249 11250 11251 11252 11253 11254 11255 11256 11257 11258 11259 11260 11261 11262 11263 11264 11265 11266 11267 11268 11269 11270 11271 11272 11273 11274 11275 11276 11277 11278 11279 11280 11281 11282 11283 11284 11285 11286 11287 11288 11289 11290 11291 11292 11293 11294 11295 11296 11297 11298 11299 11300 11301 11302 11303 11304 11305 11306 11307 11308 11309 11310 11311 11312 11313 11314 11315 11316 11317 11318 11319 11320 11321 11322 11323 11324 11325 11326 11327 11328 11329 11330 11331 11332 11333 11334 11335 11336 11337 11338 11339 11340 11341 11342 11343 11344 11345 11346 11347 11348 11349 11350 11351 11352 11353 11354 11355 11356 11357 11358 11359 11360 11361 11362 11363 11364 11365 11366 11367 11368 11369 11370 11371 11372 11373 11374 11375 11376 11377 11378 11379 11380 11381 11382 11383 11384 11385 11386 11387 11388 11389 11390 11391 11392 11393 11394 11395 11396 11397 11398 11399 11400 11401 11402 11403 11404 11405 11406 11407 11408 11409 11410 11411 11412 11413 11414 11415 11416 11417 11418 11419 11420 11421 11422 11423 11424 11425 11426 11427 11428 11429 11430 11431 11432 11433 11434 11435 11436 11437 11438 11439 11440 11441 11442 11443 11444 11445 11446 11447 11448 11449 11450 11451 11452 11453 11454 11455 11456 11457 11458 11459 11460 11461 11462 11463 11464 11465 11466 11467 11468 11469 11470 11471 11472 11473 11474 11475 11476 11477 11478 11479 11480 11481 11482 11483 11484 11485 11486 11487 11488 11489 11490 11491 11492 11493 11494 11495 11496 11497 11498 11499 11500 11501 11502 11503 11504 11505 11506 11507 11508 11509 11510 11511 11512 11513 11514 11515 11516 11517 11518 11519 11520 11521 11522 11523 11524 11525 11526 11527 11528 11529 11530 11531 11532 11533 11534 11535 11536 11537 11538 11539 11540 11541 11542 11543 11544 11545 11546 11547 11548 11549 11550 11551 11552 11553 11554 11555 11556 11557 11558 11559 11560 11561 11562 11563 11564 11565 11566 11567 11568 11569 11570 11571 11572 11573 11574 11575 11576 11577 11578 11579 11580 11581 11582 11583 11584 11585 11586 11587 11588 11589 11590 11591 11592 11593 11594 11595 11596 11597 11598 11599 11600 11601 11602 11603 11604 11605 11606 11607 11608 11609 11610 11611 11612 11613 11614 11615 11616 11617 11618 11619 11620 11621 11622 11623 11624 11625 11626 11627 11628 11629 11630 11631 11632 11633 11634 11635 11636 11637 11638 11639 11640 11641 11642 11643 11644 11645 11646 11647 11648 11649 11650 11651 11652 11653 11654 11655 11656 11657 11658 11659 11660 11661 11662 11663 11664 11665 11666 11667 11668 11669 11670 11671 11672 11673 11674 11675 11676 11677 11678 11679 11680 11681 11682 11683 11684 11685 11686 11687 11688 11689 11690 11691 11692 11693 11694 11695 11696 11697 11698 11699 11700 11701 11702 11703 11704 11705 11706 11707 11708 11709 11710 11711 11712 11713 11714 11715 11716 11717 11718 11719 11720 11721 11722 11723 11724 11725 11726 11727 11728 11729 11730 11731 11732 11733 11734 11735 11736 11737 11738 11739 11740 11741 11742 11743 11744 11745 11746 11747 11748 11749 11750 11751 11752 11753 11754 11755 11756 11757 11758 11759 11760 11761 11762 11763 11764 11765 11766 11767 11768 11769 11770 11771 11772 11773 11774 11775 11776 11777 11778 11779 11780 11781 11782 11783 11784 11785 11786 11787 11788 11789 11790 11791 11792 11793 11794 11795 11796 11797 11798 11799 11800 11801 11802 11803 11804 11805 11806 11807 11808 11809 11810 11811 11812 11813 11814 11815 11816 11817 11818 11819 11820 11821 11822 11823 11824 11825 11826 11827 11828 11829 11830 11831 11832 11833 11834 11835 11836 11837 11838 11839 11840 11841 11842 11843 11844 11845 11846 11847 11848 11849 11850 11851 11852 11853 11854 11855 11856 11857 11858 11859 11860 11861 11862 11863 11864 11865 11866 11867 11868 11869 11870 11871 11872 11873 11874 11875 11876 11877 11878 11879 11880 11881 11882 11883 11884 11885 11886 11887 11888 11889 11890 11891 11892 11893 11894 11895 11896 11897 11898 11899 11900 11901 11902 11903 11904 11905 11906 11907 11908 11909 11910 11911 11912 11913 11914 11915 11916 11917 11918 11919 11920 11921 11922 11923 11924 11925 11926 11927 11928 11929 11930 11931 11932 11933 11934 11935 11936 11937 11938 11939 11940 11941 11942 11943 11944 11945 11946 11947 11948 11949 11950 11951 11952 11953 11954 11955 11956 11957 11958 11959 11960 11961 11962 11963 11964 11965 11966 11967 11968 11969 11970 11971 11972 11973 11974 11975 11976 11977 11978 11979 11980 11981 11982 11983 11984 11985 11986 11987 11988 11989 11990 11991 11992 11993 11994 11995 11996 11997 11998 11999 12000 12001 12002 12003 12004 12005 12006 12007 12008 12009 12010 12011 12012 12013 12014 12015 12016 12017 12018 12019 12020 12021 12022 12023 12024 12025 12026 12027 12028 12029 12030 12031 12032 12033 12034 12035 12036 12037 12038 12039 12040 12041 12042 12043 12044 12045 12046 12047 12048 12049 12050 12051 12052 12053 12054 12055 12056 12057 12058 12059 12060 12061 12062 12063 12064 12065 12066 12067 12068 12069 12070 12071 12072 12073 12074 12075 12076 12077 12078 12079 12080 12081 12082 12083 12084 12085 12086 12087 12088 12089 12090 12091 12092 12093 12094 12095 12096 12097 12098 12099 12100 12101 12102 12103 12104 12105 12106 12107 12108 12109 12110 12111 12112 12113 12114 12115 12116 12117 12118 12119 12120 12121 12122 12123 12124 12125 12126 12127 12128 12129 12130 12131 12132 12133 12134 12135 12136 12137 12138 12139 12140 12141 12142 12143 12144 12145 12146 12147 12148 12149 12150 12151 12152 12153 12154 12155 12156 12157 12158 12159 12160 12161 12162 12163 12164 12165 12166 12167 12168 12169 12170 12171 12172 12173 12174 12175 12176 12177 12178 12179 12180 12181 12182 12183 12184 12185 12186 12187 12188 12189 12190 12191 12192 12193 12194 12195 12196 12197 12198 12199 12200 12201 12202 12203 12204 12205 12206 12207 12208 12209 12210 12211 12212 12213 12214 12215 12216 12217 12218 12219 12220 12221 12222 12223 12224 12225 12226 12227 12228 12229 12230 12231 12232 12233 12234 12235 12236 12237 12238 12239 12240 12241 12242 12243 12244 12245 12246 12247 12248 12249 12250 12251 12252 12253 12254 12255 12256 12257 12258 12259 12260 12261 12262 12263 12264 12265 12266 12267 12268 12269 12270 12271 12272 12273 12274 12275 12276 12277 12278 12279 12280 12281 12282 12283 12284 12285 12286 12287 12288 12289 12290 12291 12292 12293 12294 12295 12296 12297 12298 12299 12300 12301 12302 12303 12304 12305 12306 12307 12308 12309 12310 12311 12312 12313 12314 12315 12316 12317 12318 12319 12320 12321 12322 12323 12324 12325 12326 12327 12328 12329 12330 12331 12332 12333 12334 12335 12336 12337 12338 12339 12340 12341 12342 12343 12344 12345 12346 12347 12348 12349 12350 12351 12352 12353 12354 12355 12356 12357 12358 12359 12360 12361 12362 12363 12364 12365 12366 12367 12368 12369 12370 12371 12372 12373 12374 12375 12376 12377 12378 12379 12380 12381 12382 12383 12384 12385 12386 12387 12388 12389 12390 12391 12392 12393 12394 12395 12396 12397 12398 12399 12400 12401 12402 12403 12404 12405 12406 12407 12408 12409 12410 12411 12412 12413 12414 12415 12416 12417 12418 12419 12420 12421 12422 12423 12424 12425 12426 12427 12428 12429 12430 12431 12432 12433 12434 12435 12436 12437 12438 12439 12440 12441 12442 12443 12444 12445 12446 12447 12448 12449 12450 12451 12452 12453 12454 12455 12456 12457 12458 12459 12460 12461 12462 12463 12464 12465 12466 12467 12468 12469 12470 12471 12472 12473 12474 12475 12476 12477 12478 12479 12480 12481 12482 12483 12484 12485 12486 12487 12488 12489 12490 12491 12492 12493 12494 12495 12496 12497 12498 12499 12500 12501 12502 12503 12504 12505 12506 12507 12508 12509 12510 12511 12512 12513 12514 12515 12516 12517 12518 12519 12520 12521 12522 12523 12524 12525 12526 12527 12528 12529 12530 12531 12532 12533 12534 12535 12536 12537 12538 12539 12540 12541 12542 12543 12544 12545 12546 12547 12548 12549 12550 12551 12552 12553 12554 12555 12556 12557 12558 12559 12560 12561 12562 12563 12564 12565 12566 12567 12568 12569 12570 12571 12572 12573 12574 12575 12576 12577 12578 12579 12580 12581 12582 12583 12584 12585 12586 12587 12588 12589 12590 12591 12592 12593 12594 12595 12596 12597 12598 12599 12600 12601 12602 12603 12604 12605 12606 12607 12608 12609 12610 12611 12612 12613 12614 12615 12616 12617 12618 12619 12620 12621 12622 12623 12624 12625 12626 12627 12628 12629 12630 12631 12632 12633 12634 12635 12636 12637 12638 12639 12640 12641 12642 12643 12644 12645 12646 12647 12648 12649 12650 12651 12652 12653 12654 12655 12656 12657 12658 12659 12660 12661 12662 12663 12664 12665 12666 12667 12668 12669 12670 12671 12672 12673 12674 12675 12676 12677 12678 12679 12680 12681 12682 12683 12684 12685 12686 12687 12688 12689 12690 12691 12692 12693 12694 12695 12696 12697 12698 12699 12700 12701 12702 12703 12704 12705 12706 12707 12708 12709 12710 12711 12712 12713 12714 12715 12716 12717 12718 12719 12720 12721 12722 12723 12724 12725 12726 12727 12728 12729 12730 12731 12732 12733 12734 12735 12736 12737 12738 12739 12740 12741 12742 12743 12744 12745 12746 12747 12748 12749 12750 12751 12752 12753 12754 12755 12756 12757 12758 12759 12760 12761 12762 12763 12764 12765 12766 12767 12768 12769 12770 12771 12772 12773 12774 12775 12776 12777 12778 12779 12780 12781 12782 12783 12784 12785 12786 12787 12788 12789 12790 12791 12792 12793 12794 12795 12796 12797 12798 12799 12800 12801 12802 12803 12804 12805 12806 12807 12808 12809 12810 12811 12812 12813 12814 12815 12816 12817 12818 12819 12820 12821 12822 12823 12824 12825 12826 12827 12828 12829 12830 12831 12832 12833 12834 12835 12836 12837 12838 12839 12840 12841 12842 12843 12844 12845 12846 12847 12848 12849 12850 12851 12852 12853 12854 12855 12856 12857 12858 12859 12860 12861 12862 12863 12864 12865 12866 12867 12868 12869 12870 12871 12872 12873 12874 12875 12876 12877 12878 12879 12880 12881 12882 12883 12884 12885 12886 12887 12888 12889 12890 12891 12892 12893 12894 12895 12896 12897 12898 12899 12900 12901 12902 12903 12904 12905 12906 12907 12908 12909 12910 12911 12912 12913 12914 12915 12916 12917 12918 12919 12920 12921 12922 12923 12924 12925 12926 12927 12928 12929 12930 12931 12932 12933 12934 12935 12936 12937 12938 12939 12940 12941 12942 12943 12944 12945 12946 12947 12948 12949 12950 12951 12952 12953 12954 12955 12956 12957 12958 12959 12960 12961 12962 12963 12964 12965 12966 12967 12968 12969 12970 12971 12972 12973 12974 12975 12976 12977 12978 12979 12980 12981 12982 12983 12984 12985 12986 12987 12988 12989 12990 12991 12992 12993 12994 12995 12996 12997 12998 12999 13000 13001 13002 13003 13004 13005 13006 13007 13008 13009 13010 13011 13012 13013 13014 13015 13016 13017 13018 13019 13020 13021 13022 13023 13024 13025 13026 13027 13028 13029 13030 13031 13032 13033 13034 13035 13036 13037 13038 13039 13040 13041 13042 13043 13044 13045 13046 13047 13048 13049 13050 13051 13052 13053 13054 13055 13056 13057 13058 13059 13060 13061 13062 13063 13064 13065 13066 13067 13068 13069 13070 13071 13072 13073 13074 13075 13076 13077 13078 13079 13080 13081 13082 13083 13084 13085 13086 13087 13088 13089 13090 13091 13092 13093 13094 13095 13096 13097 13098 13099 13100 13101 13102 13103 13104 13105 13106 13107 13108 13109 13110 13111 13112 13113 13114 13115 13116 13117 13118 13119 13120 13121 13122 13123 13124 13125 13126 13127 13128 13129 13130 13131 13132 13133 13134 13135 13136 13137 13138 13139 13140 13141 13142 13143 13144 13145 13146 13147 13148 13149 13150 13151 13152 13153 13154 13155 13156 13157 13158 13159 13160 13161 13162 13163 13164 13165 13166 13167 13168 13169 13170 13171 13172 13173 13174 13175 13176 13177 13178 13179 13180 13181 13182 13183 13184 13185 13186 13187 13188 13189 13190 13191 13192 13193 13194 13195 13196 13197 13198 13199 13200 13201 13202 13203 13204 13205 13206 13207 13208 13209 13210 13211 13212 13213 13214 13215 13216 13217 13218 13219 13220 13221 13222 13223 13224 13225 13226 13227 13228 13229 13230 13231 13232 13233 13234 13235 13236 13237 13238 13239 13240 13241 13242 13243 13244 13245 13246 13247 13248 13249 13250 13251 13252 13253 13254 13255 13256 13257 13258 13259 13260 13261 13262 13263 13264 13265 13266 13267 13268 13269 13270 13271 13272 13273 13274 13275 13276 13277 13278 13279 13280 13281 13282 13283 13284 13285 13286 13287 13288 13289 13290 13291 13292 13293 13294 13295 13296 13297 13298 13299 13300 13301 13302 13303 13304 13305 13306 13307 13308 13309 13310 13311 13312 13313 13314 13315 13316 13317 13318 13319 13320 13321 13322 13323 13324 13325 13326 13327 13328 13329 13330 13331 13332 13333 13334 13335 13336 13337 13338 13339 13340 13341 13342 13343 13344 13345 13346 13347 13348 13349 13350 13351 13352 13353 13354 13355 13356 13357 13358 13359 13360 13361 13362 13363 13364 13365 13366 13367 13368 13369 13370 13371 13372 13373 13374 13375 13376 13377 13378 13379 13380 13381 13382 13383 13384 13385 13386 13387 13388 13389 13390 13391 13392 13393 13394 13395 13396 13397 13398 13399 13400 13401 13402 13403 13404 13405 13406 13407 13408 13409 13410 13411 13412 13413 13414 13415 13416 13417 13418 13419 13420 13421 13422 13423 13424 13425 13426 13427 13428 13429 13430 13431 13432 13433 13434 13435 13436 13437 13438 13439 13440 13441 13442 13443 13444 13445 13446 13447 13448 13449 13450 13451 13452 13453 13454 13455 13456 13457 13458 13459 13460 13461 13462 13463 13464 13465 13466 13467 13468 13469 13470 13471 13472 13473 13474 13475 13476 13477 13478 13479 13480 13481 13482 13483 13484 13485 13486 13487 13488 13489 13490 13491 13492 13493 13494 13495 13496 13497 13498 13499 13500 13501 13502 13503 13504 13505 13506 13507 13508 13509 13510 13511 13512 13513 13514 13515 13516 13517 13518 13519 13520 13521 13522 13523 13524 13525 13526 13527 13528 13529 13530 13531 13532 13533 13534 13535 13536 13537 13538 13539 13540 13541 13542 13543 13544 13545 13546 13547 13548 13549 13550 13551 13552 13553 13554 13555 13556 13557 13558 13559 13560 13561 13562 13563 13564 13565 13566 13567 13568 13569 13570 13571 13572 13573 13574 13575 13576 13577 
/*******************************************************************************

-- File Type:    Verilog HDL 
-- Tool Version: VHDL2verilog  v4.4 Tue Sep 19 10:06:32 EDT 2000 SunOS 5.5.1 
-- Input file was: vusb_host_ctl_new_rev
-- Date Created: Fri Jul  5 14:06:58 2002

*******************************************************************************/


`timescale 1 ns / 1 ps  // timescale for following modules

// ---------------------------------------------------------------------------
//  Copyright 1995-1998 VAutomation Inc. Nashua NH ALL RIGHTS RESERVED.
//  This software is provided under license and contains proprietary and
//  confidential material which is the property of VAutomation Inc.
//  File: vusb_host_ctl.vhd
// 
//  Revision: $Revision: 1.16 $
// 
//  Description:
//  	This is the Host controller model for the USB Test Bench.
// 
//  Signals ending in _n are active low.
// ------------------------------------------------------------------------------
//  This product is licensed to:
//  John Princen of RouteFree
// for use at site(s):
// broadon
// ------------------------------------------------------------------------------
//  Revision History
//  $Log: 
//   14   VUSB      1.13        7/10/02 7:28:14 PM     Will Sanborn    OTG test
//          work added.
//   13   VUSB      1.12        11/27/01 1:19:41 PM    Tom Frechette   Changed 
//         constant to parameter for nc-verilog.
//   12   VUSB      1.11        9/13/01 2:59:24 PM     Tom Frechette   Removed 
//         some of the checking for ch_9 tests.
//   11   VUSB      1.10        8/23/01 5:09:26 PM     Tom Frechette   Added 
//         clock waits in usb_reset before causing a reset.
//   10   VUSB      1.9         8/20/01 2:58:47 PM     Tom Frechette   Added 
//         moew device packet tests.
//   9    VUSB      1.8         8/7/01 9:42:51 AM      Monika Leary    Changed 
//         chip_test_enabled to connection_test_enabled
//   8    VUSB      1.7         7/12/01 11:00:40 AM    Tom Frechette   Added 
//         different timeout signals so that scheduled events won't trigger 
//         after the fact.
//   7    VUSB      1.6         7/11/01 10:49:51 AM    Tom Frechette   Removed 
//         vusb_cfg from file.
//   6    VUSB      1.5         7/10/01 2:52:34 PM     Tom Frechette   Added 
//         timescale and changed retry count.
//   5    VUSB      1.4         7/9/01 11:14:50 AM     Tom Frechette   Added 
//         host_ctl functions back into file.
//   4    VUSB      1.3         6/28/01 4:47:07 PM     Tom Frechette   Hand 
//         Massaged til it worked.
//   3    VUSB      1.2         6/27/01 3:53:21 PM     Tom Frechette   Replaced
//          lf with \n
//   2    VUSB      1.1         6/26/01 3:01:56 PM     Tom Frechette   Hand 
//         massaged
//   1    VUSB      1.0         6/25/01 4:02:25 PM     Tom Frechette   
//  $

//  Revision 1.82  2000/09/29 11:47:01  chris
//  Increased watchdog timeout interval for low speed device testing.
// 
//  Revision 1.81  2000/09/26 15:31:33  chris
//  Increased intial reset time.
// 
//  Revision 1.80  2000/09/25 00:44:49  chris
//  Removed Clear Feature Halt from Data Toggle Test.
// 
//  Revision 1.79  2000/06/29 18:40:49  gregg
//  Removed case statements of indexes 6&7 for successful compiles of device sims
// 
//  Revision 1.78  2000/06/21 15:00:10  chris
//  Made changes to facilitate verilog conversion.  No functional change.
// 
//  Revision 1.77  2000/06/08 16:45:08  chris
//  Changed handshake in to support expected STALL handshakes.
//  Added code to Data toggle test to support the device API code.
//  Got Checklist and quick check simulations running with device API code.
// 
//  Revision 1.76  2000/03/07 18:17:57  chris
//  Removed bulk and iso packet transfers at the end of bus
//  enumeration, that were dependendant on a particular (audio and
//  printer) device applicaiton.
// 
//  Revision 1.75  2000/01/20 10:45:49  chris
//  Updated Chapter 9 tests to reflect issues detected when running
//  the device USB API code.
// 
//  Revision 1.74  1999/12/22 21:42:10  chris
//  Remove redundant Ack packet from Get Device Decsriptor.
//  Added Intel application specific support.
// 
//  Revision 1.73  1999/11/17 20:42:59  mark
//  * increased SOF_HOLD_OFF_TIME to 260 us to compensate for software changes
// 
//  Revision 1.72  1999/11/17 19:44:42  mark
//  * updated data_toggle_test procedure
//  * broke signal 'dtoggle' into 'dtoggle_in' and 'dtoggle_out'
//      - updated throughout file the effects of using dtogge_in/out
//        and software updates to reset data toggle on device side.
// 
//  Revision 1.71  1999/11/10 17:47:04  gregg
//  Fixed packet data length to not violate LS devices
// 
//  Revision 1.70  1999/11/10 10:16:56  mark
//  clean up data_toggle_test procedure for Makerelease
// 
//  Revision 1.69  1999/11/09 14:16:11  mark
//  updated data_toggle_test - endpt2 data toggle and host data
//  toggle are synchronized.
// 
//  Revision 1.68  1999/11/05 13:52:30  mark
//  added 'handshake := nack;' before handshake LOOPS to prevent
//  accidental bypassing of these LOOPS.
//  * redesigned data_toggle_test procedure - includes clearFeature(ENDPT_HALT)
//  * added complete usb reset at end of 'handshake_precedence_test'.  This
//  is to resynchronize EVEN/ODD buffer pointers between device & host.
//  * cleaned up some indentations.
// 
//  Revision 1.67  1999/11/01 17:45:05  mark
//  commented out 'data_toggle_test' procedure from checklist_enabled IF/THEN
//  section since it doesn't work yet.
// 
//  Revision 1.66  1999/11/01 16:29:16  mark
//  Updated checklist_enabled IF/THEN section so that all procedures
//  but 'data_toggle_test' work for both LOW and full speed device. This
//  was fulfill obligation to Microchip.
// 
//  Revision 1.65  1999/09/10 22:45:19  gregg
//  Removed false BTO test and fixed max eop time to be USB 1.1 compiliant
// 
//  Revision 1.64  1999/08/11 00:25:41  chris
//  Increased reset time for software.
// 
//  Revision 1.63  1999/07/30 20:54:12  chris
//  Merged in changes from branch 1.54.1 (REV9902a) for hub testing.
// 
//  Revision 1.62  1999/07/11 00:00:05  chris
//  Fixed typo in error checks.  Added time to initial reset.
// 
//  Revision 1.61  1999/07/02 20:34:35  chris
//  Added checks for error interrupts for: BTS DFN8 CRC5 and CRC16.
// 
//  Revision 1.60  1999/06/24 20:08:18  chris
//  Added lsdev generic, and fixed get_data routine.
// 
//  Revision 1.59  1999/05/26 13:08:49  gregg
//  Removed dplus and dminus pulldowns
// 
//  Revision 1.58  1999/05/19 15:40:18  gregg
//  Increased SOF_HOLD_OFF_TIME to 250 us
// 
//  Revision 1.57  1999/05/19 12:13:20  gregg
//  Completed low speed support
// 
//  Revision 1.56  1999/04/07 19:52:00  gregg
//  Make changed to support low speed peripherals
// 
//  Revision 1.55  1999/03/31 23:39:17  gregg
//  Added support for low speed peripherals.
// 
//  Revision 1.54.1.1  1999/06/11 21:07:08  chris
//  Added code to put port 1 in an attached state prior to the
//  assertion of the remote wake up signal from port 1.
// 
//  Revision 1.54  1999/03/05 17:07:39  john
//  Fixed type error.
// 
//  Revision 1.53  1999/03/05 16:46:40  john
//  Changed associative order of get_data calls.
// 
//  Revision 1.52  1999/03/04 08:02:52  john
//  Added disconnect at end of bus_enumeration_hub test.
// 
//  Revision 1.51  1998/12/08 18:45:43  john
//  Another change to hub descriptor power mask.
// 
//  Revision 1.50  1998/12/07 19:57:51  chris
//  Updated Hub Port Power control mask.
// 
//  Revision 1.49  1998/11/17 16:05:29  chris
//  Increased the length of the initial USB reset to cover the increase in JTAG testing time.
//  Removed the reset from the handshake presidence test.
//  Added a BTO retry count to the setup stage of get descriptor.
// 
//  Revision 1.48  1998/11/12 16:56:46  john
//  Made some changes to the hub_suspend test.
// 
//  Revision 1.47  1998/11/12 15:35:48  chris
//  Debugged stall and token restart tests.
//  Moved all echo test off endpoint 0.
// 
//  Revision 1.46  1998/10/30 11:12:05  john
//  Added new i/o to support hub testbench. Added hub_suspend section.
//  Modified Chapter 11 and hub_enumeration tests for 9811 release.
// 
//  Revision 1.45  1998/10/28 15:50:15  chris
//  Added Protocol and Endpoint Halt Stall testing.
//  Rewrote the token restart test.
// 
//  Revision 1.44  1998/09/23 14:49:52  chris
//  Added additional time to USB_RESETs, In lined all variable initializations
//  in procedures to support translation to verilog.
// 
//  Revision 1.43  1998/09/17 15:26:46  john
//  Added real interrupt endpoint handling for hub_enumeration.
// 
//  Revision 1.42  1998/09/02 20:15:14  john
//  Changed expected values for hub descriptor.
// 
//  Revision 1.41  1998/09/01 15:28:25  chris
//  Added some special tests for ISO streams (requires different software).
//  Moved 3ms delay and added signal wait_for_frame_lock_enable.
//  Extended USB reset to cover the time used in JTAG testing.
// 
//  Revision 1.40  1998/07/30 14:33:37  chris
//  Fixed PRE_PID preamble prepending on low speed packet.
// 
//  Revision 1.39  1998/07/30 12:47:32  chris
//  Added support for low speed packets.
// 
//  Revision 1.37  1998/07/28 19:22:19  chris
//  Turned hub downstream enumeration on.
// 
//  Revision 1.36  1998/07/24 18:34:37  gregg
//  Updated for release 9807
// 
//  Revision 1.35  1998/07/23 22:22:26  chris
//  Converted hub times from ms to ns.
// 
//  Revision 1.34  1998/07/20 22:14:04  chris
//  Recoded the behavioral PLL for conversion to verilog.
// 
//  Revision 1.33  1998/07/20 15:16:33  chris
//  Changed argument order in iso_echo_test to match the calling order, because explicit
//  parameter definitions in procudure and task calls are ignored by vhdl2v.
// 
//  Revision 1.32  1998/07/17 16:15:10  chris
//  Removed delay from hc_state assignments, that caused a problem in Verilog.
// 
//  Revision 1.31  1998/07/17 01:29:05  chris
//  Fixed SE0 check in data_in_packet.
// 
//  Revision 1.30  1998/07/16 23:59:50  gregg
//  More makerelease changes
// 
//  Revision 1.29  1998/07/16 22:11:11  gregg
//  More makerelease changes
// 
//  Revision 1.28  1998/07/16 17:06:21  john
//  Added delay at end of hub enumeration test.
// 
//  Revision 1.27  1998/07/15 10:34:24  john
//  Added changes to hub_enumeration test.
// 
//  Revision 1.26  1998/07/15 09:20:18  chris
//  Clean up for Release.
// 
//  Revision 1.25  1998/07/13 15:28:31  chris
//  Improved get_data for use in get_hub_descriptor and get_string_descriptor.
//  Removed use usb_pkg dependance.
//  Moved get string descriptors to chapter 9 section.
// 
//  Revision 1.24  1998/07/13 14:30:39  gregg
//  Renamed index3 & index4 to index0. Removed initial conditions
//  on want_clk & next_want_clk. Both changes were for vhdl2v conversion
// 
//  Revision 1.23  1998/07/10 17:03:43  chris
//  Added new procedure headers.
// 
//  Revision 1.22  1998/07/01 05:20:19  chris
//  Added wait for SOF to ISO echo test.  Initialized m_pkt to 64 bytes.
// 
//  Revision 1.21  1998/06/26 14:07:43  chris
//  Fixed Get Device Descriptor and Get Config descriptor.
// 
//  Revision 1.20  1998/06/25 17:27:18  chris
//  Added periodic SOF generation.
//  Changed Get Device and Get Configuration Descriptor to handle a smaller
//  max packet size.
//  ********************  get_confic_desc is not debugged!!! *********
// 
//  Revision 1.19  1998/06/12 16:45:44  chris
//  Fixed NAK section of tx_pid_test.
// 
//  Revision 1.18  1998/06/09 15:26:58  chris
//  Added behavioral PLL to recover target clock.
//  Changed all status phases of Setup transfers to DATA1.
// 
//  Revision 1.17  1998/05/29 16:41:49  chris
//  Added clock switching circuit.
// 
//  Revision 1.16  1998/05/13 19:09:43  chris
//  Corrected glitches in vusb9804c release.
//  Made changes to support translation to verilog.
// 
//  Revision 1.15  1998/05/11 18:59:40  eric
//  Now converts to verilog without syntax errors...
// 
//  Revision 1.14  1998/05/11  16:55:48  chris
//  Recoded the tx_pid and handshake precedence tests.
// 
//  Revision 1.13  1998/05/08 14:37:53  chris
//  Masked off DMA_ERR when checking the returned target status.
// 
//  Revision 1.12  1998/04/30 17:40:05  eric
//  Cannot convert parameters of parameters to verilog.
// 
//  Revision 1.11  1998/04/29 14:34:06  chris
//  Set the initial reset length back to 2 ms.
// 
//  Revision 1.10  1998/04/29 13:32:25  chris
//  Worked on and enabled quick check section.
// 
//  Revision 1.9  1998/04/24 16:18:29  chris
//  Changed receive data clocking to default to host phase 0.
//  Fixed String lenght on get string descriptor.
//  Fixed data toggle synchronization on several of the transactions.
// 
//  Revision 1.8  1998/04/22 12:55:44  eric
//  Improved verilog translation.
// 
//  Revision 1.7  1998/03/27 21:03:12  chris
//  Added delay on target clock to insure hold time.
// 
//  Revision 1.6  1998/03/13 23:56:36  chris
//  Updated the configuration descriptor value.
// 
//  Revision 1.5  1998/02/24 15:19:26  chris
//  Jumpered around the USB connector models.
//  Added delay term to USB activity monitor.
// 
//  Revision 1.4  1998/01/20 13:48:39  chris
//  Turned on chapter 9 tests and added a set interface to restore
//  the value to 0, so this test chapter 9 tests would not cause the
//  bus enumeration to fail.
// 
//  Revision 1.3  1997/11/20 14:31:13  chris
//  Shortened the initial bus reset time.
// 
//  Revision 1.2  1997/10/16 12:22:37  chris
//  Corrected Get Configuration Descriptor check values.
//  Corrected Bulk testing and added Iso testing in bus enumeration test.
// 
//  Revision 1.1  1997/10/15 11:52:35  chris
//  Initial revision
// 
//  Copied the body of the host controller code from the  USB testbnch.vhd file.
// 
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Copyright 1995 VAutomation Inc. Nashua NH (603)882-2282 ALL RIGHTS RESERVED.
//  This software is provided under license and contains proprietary and 
//  confidential material which is the property of VAutomation Inc.
// 
//  File: vusb_cfg.vhd	USB Configuration file.
// 
//  Revision: $Revision: 1.16 $
// 
//  Description: A Package file for the usb core that defines global usb constants
//      that contol how the VUSB core is synthesised.
// 
// ---------------------------------------------------------------------------
//  This product is licensed to:
//  $name$ of $company$
//  for use at site(s): 
//  $site$
// ------------------------------------------------------------------------------
//  Revision History
//  $Log: 
//   14   VUSB      1.13        7/10/02 7:28:14 PM     Will Sanborn    OTG test
//          work added.
//   13   VUSB      1.12        11/27/01 1:19:41 PM    Tom Frechette   Changed 
//         constant to parameter for nc-verilog.
//   12   VUSB      1.11        9/13/01 2:59:24 PM     Tom Frechette   Removed 
//         some of the checking for ch_9 tests.
//   11   VUSB      1.10        8/23/01 5:09:26 PM     Tom Frechette   Added 
//         clock waits in usb_reset before causing a reset.
//   10   VUSB      1.9         8/20/01 2:58:47 PM     Tom Frechette   Added 
//         moew device packet tests.
//   9    VUSB      1.8         8/7/01 9:42:51 AM      Monika Leary    Changed 
//         chip_test_enabled to connection_test_enabled
//   8    VUSB      1.7         7/12/01 11:00:40 AM    Tom Frechette   Added 
//         different timeout signals so that scheduled events won't trigger 
//         after the fact.
//   7    VUSB      1.6         7/11/01 10:49:51 AM    Tom Frechette   Removed 
//         vusb_cfg from file.
//   6    VUSB      1.5         7/10/01 2:52:34 PM     Tom Frechette   Added 
//         timescale and changed retry count.
//   5    VUSB      1.4         7/9/01 11:14:50 AM     Tom Frechette   Added 
//         host_ctl functions back into file.
//   4    VUSB      1.3         6/28/01 4:47:07 PM     Tom Frechette   Hand 
//         Massaged til it worked.
//   3    VUSB      1.2         6/27/01 3:53:21 PM     Tom Frechette   Replaced
//          lf with \n
//   2    VUSB      1.1         6/26/01 3:01:56 PM     Tom Frechette   Hand 
//         massaged
//   1    VUSB      1.0         6/25/01 4:02:25 PM     Tom Frechette   
//  $

// 
// 
// ------------------------------------------------------------------------------
module vusb_host_ctl (dplus,
   dminus,
   port_sel,
   low_speed_dp,
   connect_dp,
   rmt_wake_dp,
   speed_dp,
   power_dp,
   usb_b_sess_end_n,
   tb_is_device,
   sim_done);
// ----------------------------ENTITY--------------------

 		// file containing translation of VHDL package 'vusb_cfg' 

reg lsdev;
inout   dplus; 
inout   dminus; 
output   [4:0] port_sel; 
output   [16:1] low_speed_dp; 
output   [16:1] connect_dp; 
output   [16:1] rmt_wake_dp; 
`include "vusb_cfg.v"
input   [16:1] speed_dp; 
input   [16:1] power_dp;
input	usb_b_sess_end_n; // "B" session end, used to determine end of OTG testing
output   tb_is_device; 
output   sim_done; 
reg     VHDL2V_dplus; 
reg     VHDL2V_dminus; 
wire    dplus; 
wire    dminus; 
reg     dplus_filtered; 
reg     dminus_filtered; 
reg     [4:0] port_sel; 
reg     [16:1] low_speed_dp; 
reg     [16:1] connect_dp; 
//  Hub downstream port status signals
reg     [16:1] rmt_wake_dp; 
reg     tb_is_device; 
reg     sim_done; 
parameter USING_DEVICE_API_BASED_SOFTWARE = 1; 
reg     special_test_enabled; 
//  this is a very quick test to check out USB integration. It checks out the
//  basics of USB and it's integration with the processor. It is useful for
//  building a "reasonable" number of ASIC test vectors. It requires special
//  software to run on the CPU. The stimulus and MUT response is _NOT_ standard
//  USB behavior!
reg     connection_test_enabled; 
reg     chapter_9_tests_enabled; 
reg     chapter_11_tests_enabled; //  ch 11 applies to hubs only
reg     bus_enumeration_target_enabled; 
reg     bus_enumeration_hub_enabled; 
reg     wait_for_frame_lock_enable; //  wait for frame lock
//  before proceding (for hub testing).
reg     low_speed_thru_hub_enabled; 
reg     quick_check_enabled; 
reg     checklist_enabled; 
reg     verbose; //  increase the number of
//  informational messages.
reg     terse; //  cut the number of
//  informational messages.
reg     hub_global_suspend; 
//  USB Logic states
reg usb_test_on;   // Turn USB test on for BB USB
reg bcp_usb_sof_on;
reg otg_test_done; // Finish OTG test
integer bcp_linestate;
integer bcp_err_num;

// TYPE usb_logic:
parameter usb_logic_X = 0;
parameter usb_logic_J = 1;
parameter usb_logic_K = 2;
parameter usb_logic_Z = 3;
parameter usb_logic_SE0 = 4;
parameter usb_logic_UNINIT = 5;


// TYPE usb_hc_states:
parameter usb_hc_states_hc_idle = 0;
parameter usb_hc_states_hc_reset = 1;
parameter usb_hc_states_hc_suspend = 2;
parameter usb_hc_states_hc_resume = 3;
parameter usb_hc_states_tx_manu = 4;
parameter usb_hc_states_tx_sync = 5;
parameter usb_hc_states_tx_pid = 6;
parameter usb_hc_states_tx_addr = 7;
parameter usb_hc_states_tx_endp = 8;
parameter usb_hc_states_tx_crc5 = 9;
parameter usb_hc_states_tx_eop = 10;
parameter usb_hc_states_tx_fnum = 11;
parameter usb_hc_states_tx_data = 12;
parameter usb_hc_states_tx_crc16 = 13;
parameter usb_hc_states_rx_wait = 14;
parameter usb_hc_states_rx_sync = 15;
parameter usb_hc_states_rx_pid = 16;
parameter usb_hc_states_rx_addr = 17;
parameter usb_hc_states_rx_endp = 18;
parameter usb_hc_states_rx_crc5 = 19;
parameter usb_hc_states_rx_eop = 20;
parameter usb_hc_states_rx_data = 21;
parameter usb_hc_states_rx_crc16 = 22;


// TYPE hand_shake_type:
parameter hand_shake_type_ack_hs = 0;
parameter hand_shake_type_nak_hs = 1;
parameter hand_shake_type_stall_hs = 2;
parameter hand_shake_type_data_hs = 3;
parameter hand_shake_type_bto_hs = 4;
parameter hand_shake_type_corrupted_packet = 5;


// TYPE checking_type:
parameter checking_type_check = 0;
parameter checking_type_no_check = 1;
parameter checking_type_iso_check = 2;
parameter checking_type_iso_no_check = 3;


// TYPE usb_pid_type:
parameter usb_pid_type_out_t = 0;
parameter usb_pid_type_in_t = 1;
parameter usb_pid_type_sof = 2;
parameter usb_pid_type_setup = 3;
parameter usb_pid_type_data0 = 4;
parameter usb_pid_type_data1 = 5;
parameter usb_pid_type_ack = 6;
parameter usb_pid_type_nak = 7;
parameter usb_pid_type_stall = 8;
parameter usb_pid_type_pre = 9;
parameter usb_pid_type_x = 10;


// TYPE configuration_type:
parameter configuration_type_hub = 0;
parameter configuration_type_device = 1;
parameter configuration_type_composit_hub = 2;
parameter configuration_type_composit_device = 3;


// TYPE clock_master_type:
parameter clock_master_type_target = 0;
parameter clock_master_type_host_p0 = 1;
parameter clock_master_type_host_p1 = 2;


// TYPE clock_margin_type:
parameter clock_margin_type_fast = 0;
parameter clock_margin_type_slow = 1;
parameter clock_margin_type_normal = 2;


// TYPE data_patterns:
parameter data_patterns_INC = 0;
parameter data_patterns_DEC = 1;
parameter data_patterns_RND = 2;

parameter OUT_PID = 1; //  Token out PID
parameter IN_PID = 9; //  Token in PID
parameter SOF_PID = 5; //  Token sof PID
parameter SETUP_PID = 13; //  Token setup PID
parameter DATAX_PID = 15; //  Data PID to be used with data
//  toggle bit for testbench
parameter DATA0_PID = 3; //  Data0 PID
parameter DATA1_PID = 11; //  Data1 PID
parameter ACK_PID = 2; //  Handshake ack PID
parameter NAK_PID = 10; //  Handshake nak PID
parameter STALL_PID = 14; //  Handshake stall PID
parameter PRE_PID = 12; //  Special PID
//  Define ACK types for ACK testing
parameter GOOD_ACK = 1; //  Good Ack
parameter INC_ACK = 2; //  Incomplete ack
parameter BAD_ACK = 3; //  Bad ack
parameter NUMBER_OF_PORTS = 6; //  Number of hub downstream ports.
parameter FS_USB_BIT_TIME = 80; //  when USB_SPEED = full_speed else
parameter FS_USB_BIT_FAST = 78; //  Bit times for
parameter FS_USB_BIT_SLOW = 82; //  clock margining
parameter LS_USB_BIT_TIME = 640; //  when USB_SPEED = low_speed else
parameter LS_USB_BIT_FAST = LS_USB_BIT_TIME - 16; //  Bit times for
parameter LS_USB_BIT_SLOW = LS_USB_BIT_TIME + 16; //  clock margining
parameter SOF_INTERVAL = 1000000; //  1 ms Interval between SOF packets
parameter SOF_HOLD_OFF_TIME = 260000; //  260 us blanking period before SOF's
parameter WATCH_DOG = 1000000; //  1 ms If a transaction doesn't
//  Masks for decoding the returned status from the diagnostic driver.
parameter RESET_MASK = 8'b 00000001; 
parameter SUSPEND_MASK = 8'b 00000010; 
parameter ERROR_MASK = 8'b 00000100; 
parameter USB_STR_1_LEN = 32; //  Device Manufacturer
parameter USB_STR_2_LEN = 58; //  Product Descriptor
parameter USB_STR_3_LEN = 10; //  Serial Number
parameter USB_STR_4_LEN = 8; //  Configuration 01 descriptor
parameter USB_STR_5_LEN = 8; //  Interface 01 descriptor
parameter USB_STR_6_LEN = 28; //  P1284 Interface 02
parameter USB_STR_7_LEN = 34; //  Hub Descriptor string
parameter USB_STR_n_LEN = 34; //  Other string indexes
//  Signals for USB clock generation;
wire    usb_clk; //  USB clock
wire    next_usb_clk; //  USB clock
wire    host_p0_usb_clk; //  host phase 0 clock
wire    host_p1_usb_clk; //  host phase 1 clock
wire    host_jitter_usb_clk; //  host p0 clock with jitter
wire    host_fast_usb_clk; //  host clock margined fast
wire    host_slow_usb_clk; //  host clock margined slow
reg     target_usb_clk; //  clock from usb sie PLL.
reg     want_rising; //  event signal for clock generation
reg     clk_start; //  signal to trigger starting the
//  target_usb_dpll.
reg     [1:0] clock_master; 
reg     [1:0] clock_margin; 
time    clock_jitter_time; 
time    clock_jitter_delay; 
reg     [3:0] want_clk; 
wire    [3:0] next_want_clk; 
reg     clock_switch; 
reg     clock_switch_clr; 
// ************************************************************************************************************
//  this section needs work for translation either these signals need to be re-defined as integers or they need
//  massaging with perl
wire    [31:0] usb_bit_time; //  signals for manipulating clock and delay
wire    [31:0] usb_bit_fast; //  periods between low and full speed operation
wire    [31:0] usb_bit_slow; 
wire    [31:0] bus_timeout; 
// ************************************************************************************************************
reg     clock_low_speed; 
wire    usb_kstate; //  USB Bus is in K state
wire    usb_se0;    //  USB Bus is in SE0 state
wire    [2:0] usb_state; //  USB Logic states
reg     usb_bto; //  Event Signal for triggering a bus timeout.
reg     usb_watch_dog; //  Event Signal for triggering a watch
//  dog timeout.
reg     usb_otg_linestate_test; //  flag set high when linestate test is active
reg     turn_off_sof_generate;  //  turn off sof generation during host testing
reg     [3:0] usb_pid; //  USB PIDs
reg     usb_bit_value; //  USB Logic bit stream values
//  The hc_state signal is used to display what state the host controller
//  is currently in. This is very useful when tranmitting NRZI data because
//  this signal will diplay what the host controller is transmitting or
//  receiving.
reg     [4:0] hc_state; //  USB Host Controller state
reg     [4:0] hc_sof_state; //  USB Host Controller state
wire    hc_idle_activity; //  Something is happening when the
//  when the host controller says USB should be idle
reg     sof_enable; //  enable periodic SOF generation.
reg     sof_request; //  periodic request signal for host
//  controller SOF generation.
reg     sof_hold_off; //  periodic signal to suppress host token
//  generation prior to SOF request event.
// SIGNAL dtoggle : std_logic := '0'; -- data toggle synchronization signal
reg     dtoggle_in; //  data toggle synch signal IN
reg     dtoggle_out; //  data toggle synch signal OUT
//  Test signals only for DPLL
wire    usbclkx8; //  full speed clock - 8x data rate
wire    reset; //  Reset the PLL. CLKOUT stops.
wire    rcv_nrzi; //  USB Receive Data NRZI
wire    rcv_nrz; //  USB Receive Data NRZ
wire    sclk; //  Clock output
//  Signals only for testing host mode during chip_test
reg     host_timeout; 
//  Test bench control signals
//  The test bench done signal can be used with your VHDL simulator to halt
//  simulations. Just setup a breakpoint so when tb_done = true simulation stops.
reg     tb_done; //  Test bench done
integer test_value; 
//  information.
integer exp_value; // signals to provide additional debug
integer test_progress; // signal to provide additional
//  debug information about how far
//  the in test has progressed in
//  the main test process.
parameter max_corrupt_packet_count = 3; 
// ------------------------------------------------------------------------------
// 
//  Function: rand
// 
//  Parameters: seed -- Random number seed
// 
//  Description: This function will generate random numbers based on the seed.
// 
// ------------------------------------------------------------------------------
integer  main_proc_seed; //  Random number generator seed
//  address which is changed by set
//  address setup transactions
integer  main_proc_device_address; //  maintain the current device
//  enpoint 0 max packet size which
//  is changed by get_device_desc
integer  main_proc_device_max_pkt; //  maintain the current device
integer  main_proc_wval; //  argument for set endpoint control
//  assertion
time     main_proc_differential_skew; //  skew between dminus and dplus
//  zero pulse used to signal eop
//  by the hc main test process
time     main_proc_eop_time; //  length of the single ended
//  interval
//  between 2
//  set_address calls
time     main_proc_between_set_address_interval; //  minimum
//  token packet.
reg      main_proc_force_long_token; //  force an extra bit in a
//  from a token packet.
reg      main_proc_force_short_token; //  force a bit to be removed
reg      main_proc_force_crc5_error; //  force a error in token crc
reg      main_proc_force_crc16_error; //  force a error in data crc
//  this many bits form the
//  start of the sync field
integer  main_proc_force_truncate_sync; //  force a truncated sync on
//  when force a
//  truncated sync is on
time     main_proc_sync_delay_time; //  delay time used
reg      main_proc_force_single_ended; //  force a single ended signalling
//  force errors.
reg      main_proc_force_bit_stuff_disable; //  turn off bitstuffing to
//  error
reg      main_proc_force_pid_check_error; //  force a pid check field
//  descriptor request to generate a non-zero
//  length data packet on the transaction status
//  phase.
reg      main_proc_force_non_zero_status; //  force the get device
reg     [7:0]  main_proc_hc_pckt_data [0:1025]; //  Packet data
//  need these for verilog translation  vhdl2v does not handle memory arrays
reg     [7:0]  main_proc_hc_rxpkt_data [0:1025]; // receive Packet data
reg     [7:0]  main_proc_hc_pckt_data_tmp; 
reg     [7:0]  main_proc_hc_rxpkt_data_tmp; 
integer  main_proc_hc_rxpkt_length; //  receive Packet length
//  packet procedure
reg     [2:0]  main_proc_hand_shake; //  status return from data in
//  requests when a bus timeout
//  occurs. 200 ns is long
//  enough unless a low speed
//  device. 
time     main_proc_retry_repeat_interval; // time to wait between
//  expecting a stall handshake
reg      main_proc_stall_is_ok; //  set to true if you are
//  timer
time     main_proc_start_time; //  variable for running watchdog
//  turn around time.
//  timer
time     main_proc_eop_end_time; //  variable for testing bus turn
//  register read from the
//  diagnostic driver.
reg     [7:0]  main_proc_status_rg; //  local copy of the status
reg     [1:256 * 8]  main_proc_temp_string1; 
reg     [1:256 * 8]  main_proc_temp_string2; 
integer  main_proc_string_len; 
integer  main_proc_index0; 
integer  main_proc_index1; 
integer  main_proc_index2; //  loop counters
reg     [7:0]  main_proc_temp_byte; //  Chapter 11 test variables
integer  main_proc_feature_sel; 
reg      main_proc_read_only; 
integer  main_proc_test_number; 
reg      main_proc_change_seen; 
// ------------------------------------------------------------------------------
//  New variables added to allow the host to handle bit stuff errors in a more
//  robust manner - SEB
// ------------------------------------------------------------------------------
//  if a bitstuff error occurs during a data payload, it's most likely due to
//  data starvation. The bit stuff error should not terminate the simulation.
//  Instead the host should re-queue a data in packet sequence.
integer  main_proc_frame_test; 
reg      main_proc_extracting_data_payload; 
reg      main_proc_saw_bit_stuff_error; 
//  max_corrupt_packet_count is the number of bad packets we should tolerate
//  before stopping simulation. Change this to suite your taste. By default
//  the number is set low to allow the occasional bit stuff error if the
//  processor bus should have occasional access issues due to concurrent DMA
//  bursts by other sources.
// ------------------------------------------------------------------------------
//  Note: Normally functions and procedures would be declared in a separate
//  package file, but because Verilog uses call value parameter passing in tasks
//  procedures that manipulate signals via the call by reference mechanism in
//  VHDL do not translate.  As a result all the functions and procedures are
//  declared locally to the process so that the signals used may be manipulated
//  as globals in both VHDL an Verilog.  To locate the start of execution for
//  this process, search for the string : Start of Process execution.
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
// 
//  Function : crc5
// 
//  Parameters: din      -- 11-bit intput data
//              force_crc5_error -- force an error in the result
//              RETURNs  -- CRC5 field for data field
// 
//  Description: This function will generate the crc5 field for USB packets that
//  require it.
// 
// 
// ------------------------------------------------------------------------------
integer  main_proc_corrupt_packet_count; 
integer  i; 
integer  temp_address; 
reg      target_dpll_proc_last_usb_kstate; 
reg      target_dpll_proc_last_target_usb_clk; 
reg      target_dpll_proc_last_want_rising; 
reg      target_dpll_proc_last_clk_start; 
//  target_dpll
reg      target_dpll_proc_blanking; 
integer  jitter_gen_proc_seed; //  psudorandom number seed
reg     [31:0]  jitter_gen_proc_tmp_vec; 
integer  sof_generate_proc_frame_num; //  SOF frame number
reg     [2:0]  usb_monitor_bits_proc_last_state; 

initial 
   begin
   usb_monitor_bits_proc_last_state = usb_logic_SE0;	
   lsdev = 0;
   end

initial 
   begin
   sof_generate_proc_frame_num = 1;	
   end

initial 
   begin
   jitter_gen_proc_seed = 17493;	
   end

initial 
   begin
   main_proc_corrupt_packet_count = 0;	
   end

initial 
   begin
   main_proc_saw_bit_stuff_error = 0;	
   end

initial 
   begin
   main_proc_extracting_data_payload = 0;	
   end

initial 
   begin
   main_proc_test_number = 0;	
   end

initial 
   begin
   main_proc_index2 = 0;	
   end

initial 
   begin
   main_proc_index1 = 0;	
   end

initial 
   begin
   main_proc_index0 = 0;	
   end

initial 
   begin
   main_proc_string_len = 0;	
   end

initial 
   begin
   main_proc_eop_end_time = 0;	
   end

initial 
   begin
   main_proc_start_time = 0;	
   end

initial 
   begin
   main_proc_stall_is_ok = 0;	
   end

initial 
   begin
   main_proc_retry_repeat_interval = 200;	
   end

initial 
   begin
   main_proc_force_non_zero_status = 0;	
   end

initial 
   begin
   main_proc_force_pid_check_error = 0;	
   end

initial 
   begin
   main_proc_force_bit_stuff_disable = 0;	
   end

initial 
   begin
   main_proc_force_single_ended = 0;	
   end

initial 
   begin
   main_proc_sync_delay_time = 1;	
   end

initial 
   begin
   main_proc_force_truncate_sync = 0;	
   end

initial 
   begin
   main_proc_force_crc16_error = 0;	
   end

initial 
   begin
   main_proc_force_crc5_error = 0;	
   end

initial 
   begin
   main_proc_force_short_token = 0;	
   end

initial 
   begin
   main_proc_force_long_token = 0;	
   end

initial 
   begin
   main_proc_between_set_address_interval = 0;	
   end

initial 
   begin
   main_proc_eop_time = 166;	
   end

initial 
   begin
   main_proc_differential_skew = 0;	
   end

initial 
   begin
   main_proc_device_max_pkt = 8'h 40;	
   end

initial 
   begin
   main_proc_device_address = 0;	
   end

initial 
   begin
   test_progress = 0;	
   end

initial 
   begin
   dtoggle_out = 1'b 0;	
   end

initial 
   begin
   dtoggle_in = 1'b 0;	
   end

initial 
   begin
   sof_enable = 1;	
   end

initial 
   begin
   hc_sof_state = usb_hc_states_hc_idle;	
   end

initial 
   begin
   hc_state = usb_hc_states_hc_idle;	
   end

initial 
   begin
   usb_otg_linestate_test = 1'b 0;
   turn_off_sof_generate  = 1'b 0;
   end

initial 
   begin
   usb_watch_dog = 1'b 0;	
   end

initial 
   begin
   usb_bto = 1'b 0;	
   end

initial 
   begin
   clock_low_speed = 0;	
   end

/* -----\/----- EXCLUDED -----\/-----
initial 
   begin
   bus_timeout = 1280;	
   end

initial 
   begin
   usb_bit_slow = 82;	
   end

initial 
   begin
   usb_bit_fast = 78;	
   end

initial 
   begin
   usb_bit_time = 80;	
   end
 -----/\----- EXCLUDED -----/\----- */

initial 
   begin
   clock_switch_clr = 1'b 0;	
   end

initial 
   begin
   clock_switch = 1'b 0;	
   end

initial 
   begin
   clock_jitter_delay = 0;	
   end

initial 
   begin
   clock_jitter_time = 0;	
   end

initial 
   begin
   clock_margin = clock_margin_type_normal;	
   end

initial 
   begin
   clock_master = clock_master_type_host_p0;	
   end

initial 
   begin
   hub_global_suspend = 0;	
   end

initial 
   begin
   terse = 0;	
   end

initial 
   begin
   verbose = 0;	
   end

initial 
   begin
   checklist_enabled = 0;	
   end

initial 
   begin
   quick_check_enabled = 0;	
   end

initial 
   begin
   low_speed_thru_hub_enabled = 0;	
   end

initial 
   begin
   wait_for_frame_lock_enable = 0;	
   end

initial 
   begin
   bus_enumeration_hub_enabled = 0;	
   end

initial 
   begin
   bus_enumeration_target_enabled = 0;	
   end

initial 
   begin
   chapter_11_tests_enabled = 0;	
   end

initial 
   begin
   chapter_9_tests_enabled = 0;	
   end

initial 
   begin
   connection_test_enabled = 1;	
   end

initial 
   begin
   special_test_enabled = 0;	
   end

function  [4:0] crc5;
input   [11:0] din; 
input   length; 
integer length; 
input   force_crc5_error; 

reg     [4:0]  crc_next; 
reg     [4:0]  crc_out; 
integer  i; 
begin
   begin
   crc_next = 5'b 11111;	

   for (i = 0; i <= length - 1; i = i + 1)
      begin
      crc_out = {crc_next[3], crc_next[2], (crc_next[1] ^ crc_next[4] ^ 
	din[i]), crc_next[0], (crc_next[4] ^ din[i])};	//  bit 0
//  bit 4
//  bit 3
//  bit 2
//  bit 1
      crc_next = crc_out;	
      end
//  loop for the width of the parallel CRC
//  The polynomial computed is:
//  G(x)=X**5+X**2+1
//  compute the crc_next one bit at a time LSB first
   crc_out = ~crc_out;	
   if (force_crc5_error)
      begin
      crc_out[4] = ~crc_out[4];	
      end
   crc5 = crc_out;
   end
end
endfunction

function  [15:0] parallel_crc_16;
input   [15:0] crc_in; 
input   [7:0] din; 

reg     [15:0]  crc_next; 
reg     [15:0]  crc_out; 
integer  i; 
begin
   begin
   crc_next = crc_in;	

   for (i = 0; i <= 7; i = i + 1)
      begin
      crc_out = {(crc_next[14] ^ crc_next[15] ^ din[i]), crc_next[13], 
	crc_next[12], crc_next[11], crc_next[10], crc_next[9], 
	crc_next[8], crc_next[7], crc_next[6], crc_next[5], 
	crc_next[4], crc_next[3], crc_next[2], (crc_next[1] ^ 
	crc_next[15] ^ din[i]), crc_next[0], (crc_next[15] ^ 
	din[i])};	//  bit 0
//  bit 15
//  bit 14
//  bit 13
//  bit 12
//  bit 11
//  bit 10
//  bit 9
//  bit 8
//  bit 7
//  bit 6
//  bit 5
//  bit 4
//  bit 3
//  bit 2
//  bit 1
      crc_next = crc_out;	
      end
//  loop for the width of the parallel CRC
//  The polynomial computed is:
//  G(x)=X**16+X**15+X**2+1
//  compute the crc_next one bit at a time LSB first
   parallel_crc_16 = crc_out;
   end
end
endfunction

task sim_error;
input   testval; 
input   [640:0] error_msg; 

reg     [7:0]  error_number; 
reg     [1:2]  error_str; 
begin
   begin
   error_number = test_progress;	
   error_str[1] = error_number[7:4];	
   error_str[2] = error_number[3:0];	
   if (! ( testval))
       begin
       $write("%t %M note: ", $time);
       $display("FlAg ZNCV 1000");
       $display("Time: ", $time);
       end
   if (! ( testval))
       begin
       $write("note: ");
       $write("FlAg r25 831");
       $write("%b", error_str);
       $write("f13");
       $display();
       $display("Time: ", $time);
       end
   if (! ( testval))
       begin
       $write("failure: ");
       $display("%s", error_msg);
       $display("Time: ", $time);
		bcp_err_num = bcp_err_num + 1;
	   // $stop;
       end
   end
end
endtask

task j_state;

begin
   begin
   if (lsdev === 1)
      begin
      VHDL2V_dplus <= #(1) 1'b 0;	//  low speed
      VHDL2V_dminus <= #(1) 1'b 1;	
      end
   else
      begin
      VHDL2V_dplus <= #(1) 1'b 1;	//  full speed
      VHDL2V_dminus <= #(1) 1'b 0;	
      end
   end
end
endtask

task k_state;

begin
   begin
   if (lsdev === 1)
      begin
      VHDL2V_dplus <= #(1) 1'b 1;	//  low speed
      VHDL2V_dminus <= #(1) 1'b 0;	
      end
   else
      begin
      VHDL2V_dplus <= #(1) 1'b 0;	//  full speed
      VHDL2V_dminus <= #(1) 1'b 1;	
      end
   end
end
endtask

task nrz_out;
input   data; 

begin
   begin
   if (data === 1'b 0)
      begin
      VHDL2V_dplus <= #(1 + main_proc_differential_skew) ~dplus;	//  data bit to send
      if (main_proc_force_single_ended)
         begin
         VHDL2V_dminus <= #(1) ~dplus;	
         end
      else
         begin
         VHDL2V_dminus <= #(1) dplus;	
         end
      end
   end
end
endtask

task bit_stuff;
input   data; //  data bit to sent

inout   [5:0] data_history; 

begin
   begin
   nrz_out(data); 
   data_history = {data_history[4:0], data};	// update the history
   if (data_history === 6'b 111111 & ~main_proc_force_bit_stuff_disable)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
//       ASSERT false REPORT "adding stuff bit" SEVERITY NOTE;
      nrz_out(1'b 0); //  stuff a zero
      data_history = {data_history[4:0], 1'b 0};	// update the history
      end
//  do we need to stuff a zero
   end
end
endtask

task send_eop;

begin
   begin
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_state <= usb_hc_states_tx_eop;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b 0;	
   VHDL2V_dminus <= #(1) 1'b 0;	
   #( main_proc_eop_time ); 
   if (lsdev === 1)
      begin
      VHDL2V_dminus <= #(1) 1'b 1;	
      end
   else
      begin
      VHDL2V_dplus <= #(1) 1'b 1;	
      end
   main_proc_eop_end_time = $time;	
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b z;	//  Release Data+
   VHDL2V_dminus <= #(1) 1'b z;	//  Release Data-
// ------------------------------------------------------------------------------
// 
//  Procedure: send_sync
// 
//  Parameters:
//              hc_state     -- host controller state variable
//              data_histroy -- history of last 6 data values
//              force_truncate_sync -- shorten the sync pulse
//              dplus        -- USB data+
//              dminus       -- USB data-
// 
//  Description: Constructs and send a  Sync field on dplus and dminus lines.
// 
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task send_sync;
inout   [5:0] data_history; 

reg     [7:0]  temp; //  history of
//  last 6 bits
integer  sync_i; //  loop index
begin
   begin
   data_history = 6'b 000000;	
   temp[7:0] = 8'b 10000000;	//  Set to sync
   sync_i = main_proc_force_truncate_sync;	//   start the sync field late by the
//   number of bits directed by
//   force_truncate_sync.
   if (main_proc_force_truncate_sync !== 0)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      #( main_proc_sync_delay_time ); //  send the first sync bit
//  after delay
      hc_state <= usb_hc_states_tx_sync;	//  Set host controller state
      bit_stuff(temp[main_proc_force_truncate_sync - 1], data_history); 
      end
//  truncated the transmition of the first
//  sync bit that is sent

   while ( sync_i < 8)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_sync;	//  Set host controller state
      bit_stuff(temp[sync_i], data_history); 
      sync_i = sync_i + 1'b 1;	
      end
//  Tx sync
   end
end
endtask

task bit_unstuff;
output  data; //  data bit to sent

inout   [5:0] data_history; 

reg      [2:0] new_state; 
reg      [2:0] last_state; 
reg      new_bit; 
begin
   begin
   last_state = usb_state_of(dplus, dminus);	//  Save last usb state
   @ ( posedge usb_clk ); //  Wait for rising edge
   new_state = usb_state_of(dplus, dminus);	//  Get new usb state
//  get the new bit value
   if (last_state === usb_logic_J & new_state === usb_logic_K | 
	last_state === usb_logic_K & new_state === usb_logic_J)
      begin
      new_bit = 1'b 0;	
      end
   else if (last_state === usb_logic_J & new_state === usb_logic_J | 
	last_state === usb_logic_K & new_state === usb_logic_K )
      begin
      new_bit = 1'b 1;	
      end
   else
      begin
      new_bit = 1'b X;	
      end
   data_history = {data_history[4:0], new_bit};	// update the history
   data = new_bit;	//  pass back the data bit
//  check to see if the next bit should be a bit stuff.
   if (data_history === 6'b 111111)
      begin
      last_state = usb_state_of(dplus, dminus);	//  Save last usb state
      @ ( posedge usb_clk ); // Wait for rising edge
      new_state = usb_state_of(dplus, dminus);	//  Get new usb state
//  get the new bit value
      if (last_state === usb_logic_J & new_state === usb_logic_K | 
	last_state === usb_logic_K & new_state === usb_logic_J)
         begin
         new_bit = 1'b 0;	
         end
      else if (last_state === usb_logic_J & new_state === usb_logic_J | 
	last_state === usb_logic_K & new_state === usb_logic_K )
         begin
         new_bit = 1'b 1;	
         end
      else
         begin
         new_bit = 1'b X;	
         end
      if (new_bit !== 1'b 0)
         begin
         if (main_proc_extracting_data_payload)
            begin
            if (! ( main_proc_saw_bit_stuff_error))
                begin
                $write("note: ");
                $display("Received bit stuff error during data payload - DMA data starvation?");
                $display("Time: ", $time);
                end
            main_proc_saw_bit_stuff_error = 1;	
            end
//  only give this message for the first
//  one in the payload
         else
            begin
            sim_error(0, "Received bit stuff error - expected 0 stuff"); 
            end
         end
//  should have seen a zero stuff here
//  how we handle this depends on where it occurred
      data_history = 6'b 111110;	
      end
//       ASSERT false REPORT "removing stuff bit" SEVERITY NOTE;
   end
end
endtask

task usb_reset;
input   duration; 
time	duration;

begin
   begin
   @ ( posedge usb_clk ); //  Wait for rising edge
//  reset pulse width
//  asert the reset signal and go into the reset state
   @ ( posedge usb_clk ); //  Wait for rising edge
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_state <= usb_hc_states_hc_reset;	
   VHDL2V_dplus <= #(1) 1'b 0;	//  set both signals to SE0
   VHDL2V_dminus <= #(1) 1'b 0;	
   #( duration ); //  wait for the requested reset duration
//  deastert the reset signal and return to the idle state
   @ ( posedge usb_clk ); //  Wait for rising edge
   if (lsdev === 1)
      begin
      VHDL2V_dplus <= #(1) 1'b 0;	//  return the signals to
      VHDL2V_dminus <= #(1) 1'b 1;	//  differential signalling
      end
   else
      begin
      VHDL2V_dplus <= #(1) 1'b 1;	//  return the signals to
      VHDL2V_dminus <= #(1) 1'b 0;	//  differential signalling
      end
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b z;	//  Release Data+
   VHDL2V_dminus <= #(1) 1'b z;	//  Release Data-
//  reset the device address variable to track the state of the SIE
   main_proc_device_address = 1'b 0;	
// ------------------------------------------------------------------------------
// 
//  Procedure: usb_resume
// 
//  Parameters: duration -- Duration of the resume signal
// 
//  Globals:    usb_clk  -- USB clock
//              dplus    -- USB data+
//              dminus   -- USB data-
//              hc_state -- USB Host Controller state
// 
//  Description: This procedure will transmit a USB resume signal (dplus and
//  dminus K state followed by a low speed EOP) of a specified duration.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task usb_resume;
input   duration; 
time	duration;

begin
   begin
   hc_state <= usb_hc_states_hc_resume;	//  reset pulse width
//  asert the resume (k-state) signal and go into the hc_resume state
   k_state; //  assert a k-state on the bus
   #( duration ); //  wait for the requested resume duration
//  Tx a ***LOW SPEED*** EOP
   @ ( posedge usb_clk ); // Wait for rising edge
   hc_state <= usb_hc_states_tx_eop;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b 0;	
   VHDL2V_dminus <= #(1) 1'b 0;	
   #( 1300 ); //  half a clock less than 2 bit
//  times
   @ ( posedge usb_clk ); //  Wait for rising edge
   VHDL2V_dplus <= #(1) 1'b 1;	
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b z;	//  Release Data+
   VHDL2V_dminus <= #(1) 1'b z;	//  Release Data-
// ------------------------------------------------------------------------------
// 
//  Procedure: token_packet
// 
//  Parameters: pid      -- PID
//              addr     -- USB destination address
//              endpt    -- USB destination end point
// 
//  Globals:    usb_clk  -- USB clock
//              dplus    -- USB data+
//              dminus   -- USB data-
//              hc_state -- USB Host Controller state
//              dtoggle  -- Data toggle synchronization signal
// 
//  Description: This procedure will transmit a USB token packet. The token type
//  is specified by the pid parameter. Target address, and endpoint are from the
//  addr and endpt parameters. The data toggle variable is also initialized to
//  DATA0.
// 
//  Packet Format: See USB Spec 1.0 Section 8.4.1 for more information.
// 
//    8-Bits   8-Bits   7-Bits   4-Bits   5-Bits   3-Bits
//  +--------+--------+--------+--------+--------+--------+
//  |  SYNC  |   PID  |  ADDR  |  ENDP  |  CRC5  |   EOP  |
//  +--------+--------+--------+--------+--------+--------+
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task token_packet;
input   pid; 
integer pid; //  PID

input   addr; 
integer addr; //  USB destination address

input   endpt; 
integer endpt; 

reg      bus_idle; //  indication that the bus is idle
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  temp2; //  Temp conversion
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
integer  tokp_i; //  count variable
//  tokens for robustness testing.
//  Wait for SOF if one is approaching
integer  endpt_len; 
integer  token_len; //  length for forcing long or short
integer  i; 
begin
   begin
   if (sof_hold_off === 1'b 1)
      begin
      wait (sof_hold_off == 1'b 0); 
//  Make sure the bus is idle by checking for 16 consecutive J states.
      end
   tokp_i = 1'b 0;	

   while ( tokp_i < 16)
      begin
      @ ( posedge usb_clk ); // Wait for rising edge
      if (usb_state_of(dplus, dminus) !== usb_logic_J)
         begin
         tokp_i = 1'b 0;	
         end
      else
         begin
         tokp_i = tokp_i + 1'b 1;	
         end
      end
//  Tx sync
   send_sync(data_history); //  Send sync field
   if (pid === SETUP_PID)
      begin
      dtoggle_out <= 1'b 0;	//  initialize the data toggle syncronization
      dtoggle_in <= 1'b 1;	
      end
//     dtoggle <=  '0'; -- initialize the data toggle syncronization
   temp = pid;	//  Convert integer pid to std_logic_vector
   usb_pid <= to_pid_type(pid);	
   if (main_proc_force_pid_check_error)
      begin
      temp[7:4] = {temp[3], (~temp[2:0])};	//  Invert PID bits with
//  error
      end
   else
      begin
      temp[7:4] = ~temp[3:0];	//  Invert PID bits
      end

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
      end
//  Tx pid
   temp = addr;	//  Convert integer addr to
//  std_logic_vector
   temp2[6:0] = temp[6:0];	//  save the bits for CRC5 calc

   for (i = 0; i <= 6; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_addr;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  these lines add or subtract bits from the packet length to support
//  robustness testing.
      end
//  Tx addr
   if (main_proc_force_short_token)
      begin
      endpt_len = 2'b 11;	//  shorten the endpoint field
      token_len = 4'b 1010;	//  shorten the crc5 data too.
      end
   else if (main_proc_force_long_token )
      begin
      endpt_len = 3'b 101;	//  lengthen the endpoint field
      token_len = 4'b 1100;	//  and the crc5 data too.
      end
   else
      begin
      endpt_len = 3'b 100;	//  this is normal operation
      token_len = 4'b 1011;	
      end
   temp = endpt;	//  Convert integer end point to
//  std_logic_vector
   temp2[11:7] = temp[4:0];	//  save the bits for CRC5 calc

   for (i = 0; i <= endpt_len - 1; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_endp;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  get the crc5 of the addr and endpt fields that were saved in temp2
      end
//  Tx end point
   temp[4:0] = crc5(temp2[11:0], token_len, main_proc_force_crc5_error);	//  Set CRC5

   for (i = 4; i >= 0; i = i - 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_crc5;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  Tx EOP
      end
//  Tx CRC5
   send_eop; 
   end
end
endtask

reg     local_host_timeout;
integer local_host_timer;
integer local_host_cnt;
reg 	local_host_timing;

initial begin 
	local_host_timeout = 0;
	local_host_timer = 0;
	local_host_timing = 0;
end

always @(posedge usb_clk) begin
	local_host_cnt = local_host_cnt + 1;
	if (local_host_cnt > local_host_timer)
		local_host_timeout = 1;
end

task token_in_packet;
input   exp_pid; 
integer exp_pid; //  PID

input   exp_addr; 
integer exp_addr; //  USB destination address

input   exp_endpt; 
integer exp_endpt; //  USB destination end point

input   timeout; 

integer  tokip_i; //  Loop variable
integer  index; //  Packet data index
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  exp_temp; //  expected value conversion
reg     [5:0]  data_history; 
reg      clock_master_save; 
integer  i; 
begin
   begin
   clock_master_save = clock_master;	//  save the current clock source so it
//  can be restored.
   clock_master <= clock_master_type_target;	
   data_history = 6'b 000000;	
   index = 1'b 0;	//  Init index
   tokip_i = 1'b 0;	
   hc_state <= usb_hc_states_rx_wait;	//  Set host controller state
   local_host_timeout = 0;
   local_host_cnt = 0;
   local_host_timer = 4000000;
   local_host_timing = #(1) 1;
// *************************************************************
//  needs translation work
//  Detect transition out of idle
   wait ((dplus /* ignored attribute: 'event */ | dminus /* ignored attribute: 'event */) & usb_state_of(dplus, dminus) == usb_logic_K | 
	local_host_timeout == 1'b 1);
	local_host_timing = 0; 
   if (local_host_timeout === 1'b 1)
      begin
      sim_error(0, "Timed out waiting for token from host"); 
      end
   @ ( posedge usb_clk ); //  Wait for rising edge
   if (usb_state_of(dplus, dminus) === usb_logic_K)
      begin
      temp[tokip_i] = 1'b 0;	
      tokip_i = 1'b 1;	//  Break loop
      end

   while ( tokip_i < 8)
      begin
      hc_state <= usb_hc_states_rx_sync;	//  Set host controller state
      bit_unstuff(temp[tokip_i], data_history); 
      tokip_i = tokip_i + 1'b 1;	//  Inc loop count
      end
//  Rx sync
   exp_temp[7:0] = 8'b 10000000;	
   test_value <= temp[7:0];	
   exp_value <= exp_temp[7:0];	
   sim_error(temp[7:0] == 8'b 10000000, "SYNC field corrupt"); 
   tokip_i = 1'b 0;	

   while ( tokip_i < 8)
      begin
      hc_state <= usb_hc_states_rx_pid;	//  Set host controller state
      bit_unstuff(temp[tokip_i], data_history); 
      tokip_i = tokip_i + 1'b 1;	//  Inc loop count
      end
//  Rx pid
   test_value <= ~temp[7:4];	
   exp_value <= temp[3:0];	
   usb_pid <= to_pid_type(temp[3:0]);	
   sim_error(~temp[7:4] == temp[3:0], "Received PID check field failure."); 
   exp_temp = exp_pid;	//  Convert integer expected
//  PID to std_logic_vector
   test_value <= temp[3:0];	
   exp_value <= exp_pid;	
   sim_error(exp_temp[3:0] == temp[3:0], "Received PID does not equal expected PID"); 
   tokip_i = 1'b 0;	

   while ( tokip_i < 7)
      begin
      hc_state <= usb_hc_states_rx_addr;	//  Set host controller state
      bit_unstuff(temp[tokip_i], data_history); 
      tokip_i = tokip_i + 1'b 1;	//  Inc loop count
      end

   while ( tokip_i < 11)
      begin
      hc_state <= usb_hc_states_rx_endp;	//  Set host controller state
      bit_unstuff(temp[tokip_i], data_history); 
      tokip_i = tokip_i + 1'b 1;	//  Inc loop count
      end
   exp_temp = exp_addr;	//  Convert integer expected
//  address to std_logic_vector
   test_value <= temp[6:0];	
   exp_value <= exp_addr;	
   if (exp_pid !== SOF_PID)
      begin
      sim_error(exp_temp[6:0] == temp[6:0], "Received Address does not equal expected Address."); 
      end
   exp_temp = exp_endpt;	//  Convert integer expected
//  end point to
//  std_logic_vector
   test_value <= temp[10:7];	
   exp_value <= exp_endpt;	
   sim_error(exp_temp[3:0] == temp[10:7], "Received End Point does not equal expected End Point."); 
   exp_temp[4:0] = crc5(temp[11:0], 4'b 1011, 0);	//  Set expected CRC5

   for (i = 4; i >= 0; i = i - 1)
      begin
      hc_state <= usb_hc_states_rx_crc5;	//  Set host controller state
      bit_unstuff(temp[i], data_history); 
      end
   sim_error(exp_temp[4:0] == temp[4:0], "Received CRC5 does not match expected CRC5."); 
   tokip_i = 1'b 0;	

   while ( tokip_i < 3)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_rx_eop;	//  Set host controller state
      sim_error(tokip_i <= 1 & usb_state_of(dplus, dminus) == usb_logic_SE0 | 
	tokip_i == 2 & usb_state_of(dplus, dminus) == usb_logic_J, "EOP corrupt or packet lenght mismatch"); 
      tokip_i = tokip_i + 1'b 1;	//  Inc loop count
      end
//  Rx eop
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   clock_master <= clock_master_save;	//  restore the current clock source.
// ------------------------------------------------------------------------------
// 
//  Procedure: sof_token_packet
// 
//  Parameters: frm_num  -- Frame number
//              usb_clk  -- USB clock
//              dplus    -- USB data+
//              dminus   -- USB data-
//              hc_state -- USB Host Controller state
// 
//  Description: This procedure will transmit a USB SOF packet.
// 
//  Packet Format:
// 
//    8-Bits   8-Bits   11-Bits   5-Bits   3-Bits
//  +--------+--------+---------+--------+--------+
//  |  SYNC  |   PID  | Frame # |  CRC5  |   EOP  |
//  +--------+--------+---------+--------+--------+
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task sof_token_packet;
inout   frm_num; 
integer frm_num; 

reg     [31:0]  temp; //  Temp conversion
//  Frame number
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
integer  i; 
begin
   begin
   send_sync(data_history); //  Send sync field
   temp[3:0] = 4'b 0101;	//  Set to SOF pid
   temp[7:4] = ~temp[3:0];	//  Invert PID bits
   usb_pid <= to_pid_type(temp[3:0]);	

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
      end
//  Tx pid
   temp = frm_num;	//  Convert integer frame number to
//  std_logic_vector

   for (i = 0; i <= 10; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_fnum;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
      end
//  Tx frame number
   temp = frm_num;	
   temp[4:0] = crc5(temp[11:0], 4'b 1011, main_proc_force_crc5_error);	//  Set CRC5

   for (i = 4; i >= 0; i = i - 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_crc5;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  Tx EOP
      end
//  Tx CRC5 (MSB first)
   send_eop; 
   frm_num = frm_num + 1'b 1;	//  increment the frame number
// ------------------------------------------------------------------------------
// 
//  Procedure: build_hc_packet
// 
//  Parameters: byte_cnt      -- Byte count
//              strt_data     -- Starting data value
//              data_pat      -- Test data pattern
//              seed          -- Random number generator seed
// 
//  Globals:    hc_pckt_data  -- Packet data
// 
//  Description: This procedure will build a data packet in the global
//  hc_pckt_data array. This array will hold each byte of information that
//  will	be transmitted, or will be received. This data is used by the
//  data_in_packet and data_out_packet as compare or transmit data
//  respectively.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task build_hc_packet;
input   byte_cnt; 
integer byte_cnt; //  Byte Count

input   strt_data; 
integer strt_data; //  Starting data value

input   data_pat; //  Test data pattern

inout   seed; 
integer seed; 

integer  data; //  Data variable
integer  index; //  Packet data index
reg     [31:0]  temp; //  Temp data
//  Copy constants to local variables
integer  local_byte_cnt; //  Local byte count
begin
   begin
   local_byte_cnt = byte_cnt;	//  Copy to local byte count
   data = strt_data;	//  Copy start data value to data
   index = 1'b 0;	//  Init index
//  Init frame data, set 9th bit
// hc_pckt_data(index) := '1' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';

   while ( local_byte_cnt >= 0)
      begin
      temp = data;	//  Convert int to std_logic_vector
// frame_data(index) := '0' & temp(7 downto 0);
      main_proc_hc_pckt_data[index] = temp[7:0];	
      local_byte_cnt = local_byte_cnt - 1'b 1;	//  Dec byte count
      index = index + 1'b 1;	//  Inc index
      if (data_pat === data_patterns_INC)
         begin
         data = data + 1'b 1;	//  Inc data value
         end
      else if (data_pat === data_patterns_DEC )
         begin
         data = data - 1'b 1;	//  Dec data value
         end
      else
         begin
         seed = rand(seed);	//  Create random data
         data = seed;	//  Copy to data
         end
      end
//  End while loop
//  Terminate frame data, set 9th bit
// hc_pckt_data(index) := '1' & temp(7 downto 0);
// hc_pckt_data(index) := '1' & '0' & '0' & '0' & '0' & '0' & '0' & '0' & '0';
   end
end
endtask

task data_in_packet;
input   exp_pid; 
integer exp_pid; //  Expected PID

input   byte_cnt; 
integer byte_cnt; //  Byte Count

input   offset; 
integer offset; //  Offset into packet data

output  hand_shake; //  NAK, STALL, DATA or BTO
integer hand_shake;

input   data_checking; 
integer data_checking;

time     start_time; //  bus time out start time
time     turnaround_time; //  measured bus turnaround time
time     time_out; //  bus turnaround timeout
integer  datip_i; //  Loop variable
integer  index; //  Packet data index
integer  local_byte_cnt; //  Local byte count
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  exp_temp; //  Return PID
reg     [15:0]  crc_register; // expected CRC
reg     [15:0]  crc_exp; // expected CRC
reg     [7:0]  crc_temp; // temp vector for CRC
reg     [5:0]  data_history; 
// needs translation work (current_state does not translate to a 3-bit vector correctly, comes through as a single bit)
reg     [2:0] current_state; //  Current USB bus state
reg      clock_master_save; 
integer  i; 

begin
   begin
   clock_master_save = clock_master;	//  save the current clock source so it
//  can be restored.
   clock_master <= clock_master_type_target;	//  listen using the targets clock.
   data_history = 6'b 000000;	
   hand_shake = hand_shake_type_data_hs;	
   main_proc_extracting_data_payload = 0;	
   main_proc_saw_bit_stuff_error = 0;	//  reset for the future
   local_byte_cnt = 1'b 0;	//  Init local byte count
   index = 1'b 0;	//  Init index
   datip_i = 1'b 0;	
   start_time = $time;	
   hc_state <= usb_hc_states_rx_wait;	//  Set host controller state
//  Initialize the bus timeout signal
   usb_bto <= 1'b 0;	
   usb_bto <= #(bus_timeout) 1'b 1;	
// *************************************************************
//  needs translation work
//  Detect transition out of idle
   usb_bto <= #(bus_timeout) 1'b 1;	
   @(posedge(usb_kstate) or posedge(usb_bto));
//   wait (usb_kstate /* ignored attribute: 'event */ & usb_kstate == 1'b 1 | usb_bto /* ignored attribute: 'event */ & 
//	usb_bto == 1'b 1); //  bus timeout
      turnaround_time = $time - start_time;
      
   if (usb_bto === 1'b 0)
      begin
      sim_error(turnaround_time > usb_bit_time * 2, "target violated minmum bus turnaround time"); 
      sim_error(turnaround_time < usb_bit_time * 6.500000e+00, "target violated maximum bus turnaround time"); 
      @ ( posedge usb_clk ); //  Wait for rising edge
      if (usb_state_of(dplus, dminus) === usb_logic_K)
         begin
         temp[datip_i] = 1'b 0;	
         datip_i = 1'b 1;	//  Break loop
         end

      while ( datip_i < 8)
         begin
         hc_state <= usb_hc_states_rx_sync;	//  Set host controller state
         bit_unstuff(temp[datip_i], data_history); 
         datip_i = datip_i + 1'b 1;	//  Inc loop count
         end
//  Rx sync
      exp_temp[7:0] = 8'b 10000000;	
      test_value <= temp[7:0];	
      exp_value <= exp_temp[7:0];	
      sim_error(temp[7:0] == 8'b 10000000, "SYNC field corrupt"); 
      datip_i = 1'b 0;	

      while ( datip_i < 8)
         begin
         hc_state <= usb_hc_states_rx_pid;	//  Set host controller state
         bit_unstuff(temp[datip_i], data_history); 
         datip_i = datip_i + 1'b 1;	//  Inc loop count
         end
//  Rx pid
      test_value <= ~temp[7:4];	
      exp_value <= temp[3:0];	
      usb_pid <= to_pid_type(temp[3:0]);	
      sim_error(~temp[7:4] == temp[3:0], "Received PID check field failure."); 
      test_value <= temp[3:0];	
      exp_value <= exp_pid;	
//  Check if a ack or stall was sent instead of the return data.
      exp_temp = NAK_PID;	// Convert integer NAK
//  PID to std_logic_vector
      if (temp[3:0] === exp_temp[3:0])
         begin
         hand_shake = hand_shake_type_nak_hs;	
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("Recieved a NAK when expecting an in data packet");
             $display("Time: ", $time);
             end
         end
//  if its an ack
      else
         begin
         exp_temp = STALL_PID;	//  Convert integer STALL
//  PID to
//  std_logic_vector
         if (temp[3:0] === exp_temp[3:0])
            begin
            hand_shake = hand_shake_type_stall_hs;	
            sim_error(0, "Data input PID was STALL -- HC Panic."); 
//  We don't know how to respond to
//  this so we will halt.
//  it should be a our data packet
            end
         else
            begin
            if (exp_pid === DATAX_PID)
               begin
               exp_temp[3:0] = {dtoggle_in, 3'b 011};	//  set the expected pid to data 0 or 1
               end
            else
               begin
               exp_temp = exp_pid;	//  Convert integer
//  expected PID to
//  std_logic_vector
               end
            sim_error(temp[3:0] == exp_temp[3:0], "Received PID does not equal expected PID"); 
//  Get current USB bus state for first time through while Rx data byte loop
            current_state = usb_state_of(dplus, dminus);	
            main_proc_extracting_data_payload = 1;	
//  Receive data while current_state is not SE0

            while ( current_state != usb_logic_SE0)
               begin
               datip_i = 1'b 0;	
//  Loop while datip_i < 8 and not a SE0

               while ( datip_i < 8 & current_state != usb_logic_SE0)
                  begin
                  hc_state <= usb_hc_states_rx_data;	//  Set host controller state
                  bit_unstuff(temp[datip_i], data_history); // get a
                  current_state = usb_state_of(dplus, dminus);	//  Get current USB bus state
                  datip_i = datip_i + 1'b 1;	//  Inc loop count
                  end
//  Rx data byte
               if (current_state !== usb_logic_SE0 & ~main_proc_saw_bit_stuff_error)
                  begin
                  main_proc_hc_rxpkt_data[index + offset] = temp[7:0];	
                  test_value <= temp[7:0];	
                  exp_value <= main_proc_hc_pckt_data[index + offset];	
                  if (index > 1)
                     begin
                     sim_error(main_proc_hc_rxpkt_data[local_byte_cnt + offset] == main_proc_hc_pckt_data[local_byte_cnt + offset] | 
	main_proc_hc_pckt_data[local_byte_cnt + offset] == 8'b xxxxxxxx | data_checking == 
	checking_type_no_check | data_checking == checking_type_iso_no_check, "Received Data does not equal expected data"); 
                     local_byte_cnt = local_byte_cnt + 1'b 1;	//  Inc byte count
                     end
                  index = index + 1'b 1;	//  Inc packet data index
                  end
               end
//  End while loop
            if (~main_proc_saw_bit_stuff_error)
               begin
               temp[31:16] = {main_proc_hc_rxpkt_data[index + offset - 1], main_proc_hc_rxpkt_data[index + 
	offset - 2]};	
//  Must swap bit order because crc16 is MSB first
               datip_i = 1'b 0;	

               for (i = 0; i <= 15; i = i + 1)
                  begin
                  temp[i] = temp[31 - i];	//  Perform bit swap on high and low words
                  end
               crc_register = {8'b 11111111, 8'b 11111111};	// ------Compute CRC
               if (local_byte_cnt !== 0)
                  begin

                  for (i = offset; i <= offset + local_byte_cnt - 1; i = i + 1)
                     begin
                     crc_temp = main_proc_hc_rxpkt_data[i];	
                     crc_register = parallel_crc_16(crc_register, crc_temp);	
                     end
                  end
               crc_exp = ~crc_register;	
               test_value <= temp[15:0];	
               exp_value <= crc_exp;	
               sim_error(temp[15:0] == crc_exp, "Received CRC does not equal calculated CRC"); 
//  Will check for a packet length violation if local_byte_cnt does not
//  equal byte_cnt when data_checking is equal to check. When data_checking
//  is equal to iso_check we will allow zero length packets.
               sim_error(~(local_byte_cnt != byte_cnt & data_checking == checking_type_check | 
	local_byte_cnt != byte_cnt & local_byte_cnt != 0 & 
	data_checking == checking_type_iso_check), "Unexpected EOP, packet length mismatch"); 
//  saw a bit stuff error
               end
//  Copy last two bytes received to temp high order word
//  so we can bit swap it to low order word
            else
               begin
               hand_shake = hand_shake_type_corrupted_packet;	
               main_proc_corrupt_packet_count = main_proc_corrupt_packet_count + 1'b 1;	
               sim_error(main_proc_corrupt_packet_count <= max_corrupt_packet_count, "excessive corrupted packets - is the DMA engine able to efficiently access memory?"); 
               end
//  not saw_bit_stuff_error
            end
//  end of STALL if then else
         end
//  end of NAK if then else
//  If we have already received a SE0 we must use a different index value
//  for iso we can correctly check EOP width.
      if (usb_state_of(dplus, dminus) === usb_logic_SE0)
         begin
         datip_i = 1'b 1;	
         end
      else
         begin
         datip_i = 1'b 0;	
         end

      while ( datip_i < 3)
         begin
         @ ( posedge usb_clk ); // Wait for rising edge
         hc_state <= usb_hc_states_rx_eop;	//  Set host controller state
         sim_error(datip_i <= 1 & usb_state_of(dplus, dminus) == usb_logic_SE0 | 
	datip_i == 2 & usb_state_of(dplus, dminus) == usb_logic_J, "EOP corrupt or packet lenght mismatch"); 
         datip_i = datip_i + 1'b 1;	//  Inc loop count
//  No response was sent prior to the
//  Bus Timeout interval expiring.
         end
//  Rx eop
      end
//  Check whether a bus timeout has
//  occured. If not process the packet.
   else
      begin
      hand_shake = hand_shake_type_bto_hs;	
      sim_error(0, "Bus time out when expecting a data packet."); 
      end
//  end of Bus timeout if-then-else
   main_proc_extracting_data_payload = 0;	
   main_proc_hc_rxpkt_length = local_byte_cnt;	//  Set receive packet length
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   clock_master <= clock_master_save;	//  restore the current clock source
// ------------------------------------------------------------------------------
// 
//  Procedure: data_out_packet
// 
//  Parameters: pid          -- PID
//              byte_cnt     -- Byte Count
//              offset       -- starting offset into the hc_pckt_data
// 
//  Globals:    usb_clk      -- USB clock
//              dplus        -- USB data+
//              dminus       -- USB data-
//              hc_state     -- USB Host Controller state
//              hc_pckt_data -- Transmit packet data
// 
//  Description: This procedure will transmit a complete data packet. The pid
//  parameter is transmitted during the PID portion of the packet. The number
//  of bytes to be transmitted is passed in via the byte_cnt parameter. Transmit
//  data must be built in the hc_pckt_data array before this procedure is called.
//  Finally the 16-bit CRC is computed based on the hc_pckt_data and transmitted
//  during the CRC portion of data packet.
// 
//  Packet Format: See USB Spec 1.0 Section 8.4.3 for more information.
// 
//    8-Bits   8-Bits   0-1023 Bytes   16-Bits   3-Bits
//  +--------+--------+--------------+---------+--------+
//  |  SYNC  |   PID  |     DATA     |  CRC16  |   EOP  |
//  +--------+--------+--------------+---------+--------+
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task data_out_packet;
input   pid; 
integer pid; //  PID

input   byte_cnt; 
integer byte_cnt; //  Byte Count

input   offset; 
integer offset; 

integer  index; //  Packet data index
reg     [31:0]  temp; //  Temp conversion
integer  local_byte_cnt; //  Local byte count
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
reg     [15:0]  crc_out; // expected CRC
reg     [15:0]  crc_register; // expected CRC
reg     [7:0]  crc_temp; // temp vector for CRC
integer  i; 
begin
   begin
   local_byte_cnt = byte_cnt;	//  Copy constant to local variable
   index = offset;	//  Init index
   send_sync(data_history); //  Send sync field
   if (pid === DATAX_PID)
      begin
      temp[3:0] = {dtoggle_out, 3'b 011};	//  set the expected pid to data 0 or 1
      end
   else
      begin
      temp = pid;	//  Convert integer pid to
//  std_logic_vector
      end
   temp[7:4] = ~temp[3:0];	//  Invert PID bits
   usb_pid <= to_pid_type(temp[3:0]);	

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  Transmit data while byte count greater than 0
      end
//  Tx pid
   crc_register = {8'b 11111111, 8'b 11111111};	// ------Compute CRC

   while ( local_byte_cnt > 0)
      begin
      temp[7:0] = main_proc_hc_pckt_data[index];	//  Get byte from packet data
      crc_register = parallel_crc_16(crc_register, temp[7:0]);	
      local_byte_cnt = local_byte_cnt - 1'b 1;	//  Dec byte counter
      index = index + 1'b 1;	//  Inc index

      for (i = 0; i <= 7; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_state <= usb_hc_states_tx_data;	//  Set host controller state
         bit_stuff(temp[i], data_history); 
         end
//  End for loop
//  Tx addr
      end
//  End while loop
//  complete the CRC calculation.
   crc_out = ~crc_register;	
   if (main_proc_force_crc16_error)
      begin
      crc_out[0] = ~crc_out[0];	
      end
// ------end Compute CRC

   for (i = 15; i >= 0; i = i - 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_crc16;	//  Set host controller state
      bit_stuff(crc_out[i], data_history); 
//  Tx EOP
      end
//  Tx CRC16 (MSB first)
   send_eop; 
   end
end
endtask

task handshake_in_packet;
output  hand_shake; 
integer hand_shake;

time     start_time; //  bus time out start time
//  ACK, NAK, STALL or BTO
time     turnaround_time; //  measured bus turnaround time
time     time_out; //  bus turnaround timeout
integer  hskip_i; //  Loop variable
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  exp_temp; //  Temp conversion
//  history for bit-unstuffing
reg     [5:0]  data_history; //  data bit
reg      clock_master_save; 
begin
   begin
   data_history = 6'b 000001;	//  initialize history for bit-unstuffing
   clock_master_save = clock_master;	//  save the current clock source so it
//  can be restored.
   clock_master <= clock_master_type_target;	//  listen using the targets clock.
   data_history = 6'b 000000;	
   hand_shake = hand_shake_type_nak_hs;	
   hskip_i = 1'b 0;	
   start_time = $time;	
   hc_state <= usb_hc_states_rx_wait;	//  Set host controller state
//  Initialize the bus timeout signal
   usb_bto <= 1'b 0;	
   usb_bto <= #(bus_timeout) 1'b 1;	
// *************************************************************
//  needs translation work
//  Detect transition out of idle
   usb_bto <= #(bus_timeout) 1'b 1;	
   @(posedge(usb_kstate)  or posedge(usb_bto))
//   wait (usb_kstate /* ignored attribute: 'event */ & usb_kstate == 1'b 1 | usb_bto /* ignored attribute: 'event */ & 
//	usb_bto == 1'b 1); //  bus timeout
//    turnaround_time = $time - main_test_eop_end_time;	
   if (usb_bto === 1'b 0)
      begin
      sim_error(turnaround_time > usb_bit_time * 2, "target violated minmum bus turnaround time"); 
      sim_error(turnaround_time < usb_bit_time * 6.500000e+00, "target violated maximum bus turnaround time"); 
      @ ( posedge usb_clk ); //  Wait for rising edge
      if (usb_state_of(dplus, dminus) === usb_logic_K)
         begin
         temp[hskip_i] = 1'b 0;	
         hskip_i = 1'b 1;	//  Break loop
         end

      while ( hskip_i < 8)
         begin
         hc_state <= usb_hc_states_rx_sync;	//  Set host controller state
         bit_unstuff(temp[hskip_i], data_history); 
         hskip_i = hskip_i + 1'b 1;	//  Inc loop count
         end
//  Rx sync
      exp_temp[7:0] = 8'b 10000000;	
      test_value <= temp[7:0];	
      exp_value <= exp_temp[7:0];	
      sim_error(temp[7:0] == 8'b 10000000, "SYNC field corrupt"); 
      hskip_i = 1'b 0;	

      while ( hskip_i < 8)
         begin
         hc_state <= usb_hc_states_rx_pid;	//  Set host controller state
         bit_unstuff(temp[hskip_i], data_history); 
         hskip_i = hskip_i + 1'b 1;	//  Inc loop count
         end
//  Rx pid
      test_value <= ~temp[7:4];	
      exp_value <= temp[3:0];	
      usb_pid <= to_pid_type(temp[3:0]);
      sim_error(~temp[7:4] == temp[3:0], "Received PID check field failure."); 
      case (temp[3:0])
      ACK_PID:
         begin
         hand_shake = hand_shake_type_ack_hs;	
         dtoggle_out <= ~dtoggle_out;	
         end
      NAK_PID:
         begin
         hand_shake = hand_shake_type_nak_hs;	
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("Recieved a NAK hand-shake");
             $display("Time: ", $time);
             end
         end
      STALL_PID:
         begin
         hand_shake = hand_shake_type_stall_hs;	
//  Were we expecting a stall?
         sim_error(main_proc_stall_is_ok, "hand-shake PID was STALL-- Host Controller Panic."); 
         end
      default:
         begin
         hand_shake = hand_shake_type_nak_hs;	
         sim_error(0, "Received PID is not a valid Hand-shake value"); 
         end
      endcase
      hskip_i = 1'b 0;	

      while ( hskip_i < 3)
         begin
         @ ( posedge usb_clk ); // Wait for rising edge
         hc_state <= usb_hc_states_rx_eop;	//  Set host controller state
         sim_error(hskip_i <= 1 & usb_state_of(dplus, dminus) == usb_logic_SE0 | 
	hskip_i == 2 & usb_state_of(dplus, dminus) == usb_logic_J, "EOP corrupt or packet lenght mismatch"); 
         hskip_i = hskip_i + 1'b 1;	//  Inc loop count
//  No response was sent prior to the
//  Bus Timeout interval expiring.
         end
//  Rx eop
      end
//  Check whether a bus timeout has
//  occured. If not process the packet.
   else
      begin
      hand_shake = hand_shake_type_bto_hs;	
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Bus time out when expecting a handshake packet.");
          $display("Time: ", $time);
          end
      end
//  end of Bus timeout if-then-else
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   clock_master <= clock_master_save;	//  restore the current clock source
// ------------------------------------------------------------------------------
// 
//  Procedure: handshake_out_packet
// 
//  Parameters: pid      -- PID
// 
//  Globals:    usb_clk  -- USB clock
//              dplus    -- USB data+
//              dminus   -- USB data-
//              hc_state -- USB Host Controller state
// 
//  Description: This procedure will transmit a USB handshake packet. The pid
//  parameter is transmitted during the PID portion of the packet.
// 
//  Packet Format: See USB Spec 1.0 Section 8.4.4 for more information.
// 
//    8-Bits   8-Bits   3-Bits
//  +--------+--------+--------+
//  |  SYNC  |   PID  |   EOP  |
//  +--------+--------+--------+
// 
//  added cability to corrupt the handshakes and to send incomplete handshakes
// ------------------------------------------------------------------------------
   end
end
endtask

task handshake_out_packet;
input   pid; 
integer pid; //  PID

input   ack_type; 
integer ack_type; 

reg     [31:0]  temp; //  Temp conversion
//  bit stuffing
reg     [5:0]  data_history; //  data bit history for
integer  i; 
begin
   begin
   send_sync(data_history); //  Send sync field
   temp = pid;	//  Convert integer pid to
//  std_logic_vector
   if (ack_type === 3)
      begin
      temp[7:4] = temp[3:0];	//  trash the pid
      end
//  bad ack
   else
      begin
      temp[7:4] = ~temp[3:0];	//  Invert PID bits
      end
   usb_pid <= to_pid_type(pid);	
   if (pid === ACK_PID & ack_type === 1)
      begin
      dtoggle_in <= ~dtoggle_in;	
      end
   if (ack_type === 2)
      begin

      for (i = 0; i <= 3; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
         bit_stuff(temp[i], data_history); 
         end
//  Tx pid
      end
//  incomplete ack then send 4 bits
   else
      begin

      for (i = 0; i <= 7; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
         bit_stuff(temp[i], data_history); 
         end
//  Tx pid
      end
//  Tx EOP
   if (pid === PRE_PID)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      VHDL2V_dplus <= #(1) 1'b 1;	
      VHDL2V_dminus <= #(1) 1'b 0;	
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
      VHDL2V_dplus <= #(1) 1'b z;	//  Release Data+
      VHDL2V_dminus <= #(1) 1'b z;	//  Release Data-
      end
   else
      begin
      send_eop; 
      end
   end
end
endtask

task get_data;
input   rtype; 
integer rtype; //  bmRequestType field

input   breq; 
integer breq; //  bRequest field

input   wval; 
integer wval; //  wValue field

input   wind; 
integer wind; //  wIndex field

input   wlen; 
integer wlen; //  wLength field

input   check; //  data check enable
integer check;

input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
reg     [15:0]  temp_vec; // temp variable for 16 fields
reg     [7:0]  temp_array [0:7]; //  tempory storage for write data
integer  gd_bytes_remaining; //  get data bytes remaining in this transaction
integer  gd_expected_len; //  get data byte expected in this packet.
integer  gd_packet_offset; //  get data offset into the hc_rxpkt data.
integer  i; 
begin
   begin
   test_progress <= test_num;	
//  save the first 8 bytes of the expected data in the hc_rxpkt_data array

   for (i = 0; i <= 7; i = i + 1)
      begin
      main_proc_hc_rxpkt_data[i] = main_proc_hc_pckt_data[i];	
//  assemble a get descriptor packet.
      end
//  gd_i
   main_proc_hc_pckt_data[0] = rtype;	//  bmRequestType
   main_proc_hc_pckt_data[1] = breq;	//  bREquest:
   temp_vec = wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = wlen;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet with get request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   test_progress <= test_num + 1'b 1;	
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  get the return data
//  restore the first 8 bytes of the expected data from the hc_rxpkt_data array

   for (i = 0; i <= 7; i = i + 1)
      begin
      main_proc_hc_pckt_data[i] = main_proc_hc_rxpkt_data[i];	
//  now turn the bus around to recieve the descriptor
      end
//  gd_i
   gd_bytes_remaining = wlen;	
   gd_packet_offset = 1'b 0;	
   dtoggle_in <= 1'b 1;	//  initialize the data toggle bit for DATAX_PID
   main_proc_hc_rxpkt_length = main_proc_device_max_pkt;	

   while ( main_proc_hc_rxpkt_length == main_proc_device_max_pkt & gd_bytes_remaining > 0)
      begin
      if (gd_bytes_remaining > main_proc_device_max_pkt)
         begin
         gd_expected_len = main_proc_device_max_pkt;	
         end
      else
         begin
         gd_expected_len = gd_bytes_remaining;	
         end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Send an in token to receive a data packet.");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 1'b 0); 
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("check for in data packet");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	
         data_in_packet(DATAX_PID, gd_expected_len, gd_packet_offset, main_proc_hand_shake, check); 
         end
//  hand_shake /= DATA
      gd_bytes_remaining = gd_bytes_remaining - main_proc_hc_rxpkt_length;	
      gd_packet_offset = gd_packet_offset + main_proc_hc_rxpkt_length;	
//  Acknowledge the config block
      if (! ( terse))
          begin
          $write("note: ");
          $display("Acking this descriptor packet");
          $display("Time: ", $time);
          end
      handshake_out_packet(ACK_PID, GOOD_ACK); 
      end
//  hc_rxpkt_length /= device_max_pkt
   test_progress <= test_num + 2'b 10;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the descriptor block");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("send a zero length data packet");
          $display("Time: ", $time);
          end
      data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task get_device_desc;
input   test_num; 
integer test_num; 

integer  bytes_remaining; //  number of bytes left to transfer
//  PID
integer  descriptor_len; //  total number of bytes in descriptor
integer  expected_len; //  number of bytes in this packet
integer  packet_offset; //  offset into packet data structures
//  This routine fetches the first 8 bytes of the device descriptor to get the
//  device endpoint 0 max packet size(device_max_pkt), then restarts the get
//  device descriptor request using the device_max_pkt value to break the
//  descriptor into smaller packets if required.
//  assemble a get device descriptor packet.
integer  retry_cnt; //  count of retrys due to bus time out
integer  i; 
begin
   begin
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 01;	//           device descript
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	//  ask for only the first 8 bytes.
   main_proc_hc_pckt_data[6] = 8'h 08;	//  wLength: 0x0008
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get device descriptor request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  xx01 Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-send setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat until the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to recieve the descriptor
   test_progress <= test_num + 2'b 11;	//  Send in token and receive descriptor
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token to receive the the first 8 bytes of the descriptor.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, 8'h 08, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
      end
//  hand_shake /= DATA
   sim_error(main_proc_hc_rxpkt_length == 8, "Target did not return the amount of data requested in the wlen field."); 
//  save the device_max_pkt size and the descriptor_len.
   descriptor_len = main_proc_hc_rxpkt_data[0];	
   main_proc_device_max_pkt = main_proc_hc_rxpkt_data[7];	//  Acknowledge the config block
   test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the Config block
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking the descriptor block");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	//  Send an in token an wait for 0 length data
//  packet return
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (main_proc_force_non_zero_status)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("send a bogus non-zero length status phase data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 2, 1'b 0); 
         end
      else
         begin
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send a zero length data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
//  Now get the descriptor again using the device_max_pkt and descriptor
//  length variables.
//  assemble a get device descriptor packet.
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 01;	//           device descript
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	//  ask for the whole thing.
   main_proc_hc_pckt_data[6] = descriptor_len;	//  wLength:
   main_proc_hc_pckt_data[7] = 8'h 00;	//  descriptor_len
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get device descriptor request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num + 3'b 110;	
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 3'b 111;	//  xx01 Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 4'b 1000;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  set the expected data in the hc_pckt_data
   main_proc_hc_pckt_data[0] = 8'h 12;	//  bLength
   main_proc_hc_pckt_data[1] = 8'h 01;	//  bDescriptor Type
   main_proc_hc_pckt_data[2] = 8'h 00;	//  bcdUSB
   main_proc_hc_pckt_data[3] = 8'h 01;	//   We no longer check for specific values, but the the values below represent
//   reasonable value for these fields.
//   hc_pckt_data(4) := conv_std_logic_vector(16#00#,8); -- dDevice Class
//   hc_pckt_data(5) := conv_std_logic_vector(16#00#,8); -- bDevice Sub Class
//   hc_pckt_data(6) := conv_std_logic_vector(16#00#,8); -- bDevice Protocol
//   hc_pckt_data(7) := conv_std_logic_vector(16#40#,8); -- bMaxPacketSize = 64
//   hc_pckt_data(8) := conv_std_logic_vector(16#a3#,8); -- idVendor
//   hc_pckt_data(9) := conv_std_logic_vector(16#05#,8); -- idVendor
//   hc_pckt_data(10) := conv_std_logic_vector(16#01#,8); -- idProduct
//   hc_pckt_data(11) := conv_std_logic_vector(16#01#,8); -- idProduct
//   hc_pckt_data(12) := conv_std_logic_vector(16#00#,8); -- bcdDevice
//   hc_pckt_data(13) := conv_std_logic_vector(16#00#,8); -- bcdDevice
//   hc_pckt_data(14) := conv_std_logic_vector(16#01#,8); -- iManufacturer
//   hc_pckt_data(15) := conv_std_logic_vector(16#02#,8); -- iProduct
//   hc_pckt_data(16) := conv_std_logic_vector(16#03#,8); -- iSerialNumber
//   hc_pckt_data(17) := conv_std_logic_vector(16#01#,8); -- bNumConfigurations

   for (i = 4; i <= 17; i = i + 1)
      begin
      main_proc_hc_pckt_data[i] = 8'b xxxxxxxx;	//  set values that we don't check to
//  now turn the bus around to recieve the descriptor
      end
//  all x's
   test_progress <= test_num + 4'b 1001;	//  Send in token and receive descriptor
   bytes_remaining = descriptor_len;	
   packet_offset = 1'b 0;	
   main_proc_hc_rxpkt_length = main_proc_device_max_pkt;	

   while ( main_proc_hc_rxpkt_length == main_proc_device_max_pkt & bytes_remaining >= 0)
      begin
      if (bytes_remaining > main_proc_device_max_pkt)
         begin
         expected_len = main_proc_device_max_pkt;	
         end
      else
         begin
         expected_len = bytes_remaining;	
         end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Send an in token to receive a descriptor packet.");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 1'b 0); 
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("check for in data packet");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	
         data_in_packet(DATAX_PID, expected_len, packet_offset, main_proc_hand_shake, checking_type_no_check); 
         end
//  hand_shake /= DATA
      bytes_remaining = bytes_remaining - main_proc_hc_rxpkt_length;	
      packet_offset = packet_offset + main_proc_hc_rxpkt_length;	
//  Acknowledge the config block
      test_progress <= test_num + 4'h a;	//  xx04  Acknowledge the Config block
      if (! ( terse))
          begin
          $write("note: ");
          $display("Acking this descriptor packet");
          $display("Time: ", $time);
          end
      handshake_out_packet(ACK_PID, GOOD_ACK); 
      end
//  hc_rxpkt_length /= device_max_pkt
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking this descriptor packet");
       $display("Time: ", $time);
       end
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 4'h b;	//  Send an in token an wait for 0 length data
//  packet return
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (main_proc_force_non_zero_status)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("send a bogus non-zero length status phase data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 2, 1'b 0); 
         end
      else
         begin
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send a zero length data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task get_hub_desc;
input   test_num; 
integer test_num; 

begin
   begin
   main_proc_hc_pckt_data[0] = 8'h 09;	//  bLength
//  PID
//  set the expected data in the hc_pckt_data
   main_proc_hc_pckt_data[1] = 8'h 29;	//  bDescriptor Type
   main_proc_hc_pckt_data[2] = 8'h 03;	//  # of Downstream Ports
   main_proc_hc_pckt_data[3] = 8'h 09;	//  wHubCharacteristics
   main_proc_hc_pckt_data[4] = 8'h 00;	
   main_proc_hc_pckt_data[5] = 8'h 02;	//  bPwrOn2PwrGood
   main_proc_hc_pckt_data[6] = 8'h 00;	//  bContrCurrent
   main_proc_hc_pckt_data[7] = 8'h 00;	//  Device Removable
   main_proc_hc_pckt_data[8] = 8'h ff;	//  PortPwrCtrlMask
   get_data(8'h a0, 3'b 110, 16'h 2900, 1'b 0, 4'b 1001, checking_type_check, test_num); 
   end
end
endtask

task get_config_desc;
input   test_num; 
integer test_num; 

integer  bytes_remaining; //  number of bytes left to transfer
//   CONSTANT config_type   : IN    configuration_type := composit_device;
integer  descriptor_len; //  total number of bytes in descriptor
integer  expected_len; //  number of bytes in this packet
integer  gcd_i; //  local loop index
integer  packet_offset; //  offset into packet data structures
//  assemble a get configuration desctiptor packet.
integer  retry_cnt; //  count of retrys due to bus time out
begin
   begin
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 02;	//          config descriptor
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h ff;	//  wLength: 0x01ff
   main_proc_hc_pckt_data[7] = 8'h 01;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get configuration descriptor request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	//  Starting get descriptor send setup token
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  Check the setup data ACK
//  wait for the handshake packet the
//  Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  set the expected data in the hc_pckt_data
//   If config_type = composit_device then
//  Configuration Descriptor
   main_proc_hc_pckt_data[0] = 8'h 09;	//  bLength
   main_proc_hc_pckt_data[1] = 8'h 02;	//  bDescriptor Type
   main_proc_hc_pckt_data[2] = 8'h 9c;	//  wTotal Length
   main_proc_hc_pckt_data[3] = 8'h 00;	
   main_proc_hc_pckt_data[4] = 8'h 03;	//  bNumInterfaces
   main_proc_hc_pckt_data[5] = 8'h 01;	//  bConfigurationValue
   main_proc_hc_pckt_data[6] = 8'h 04;	//  iConfiguration
   main_proc_hc_pckt_data[7] = 8'h 40;	//  bmAttributes
   main_proc_hc_pckt_data[8] = 8'h 00;	//  MaxPower
//  Interface Descriptor
//  IFC0
   main_proc_hc_pckt_data[9] = 8'h 0b;	//  bLength
   main_proc_hc_pckt_data[10] = 8'h 04;	//  bDescriptorType
   main_proc_hc_pckt_data[11] = 8'h 00;	//  bInterfaceNumber
   main_proc_hc_pckt_data[12] = 8'h 00;	//  bAlternateSetting
   main_proc_hc_pckt_data[13] = 8'h 00;	//  bNumEndpoints
   main_proc_hc_pckt_data[14] = 8'h 01;	//  bInterfaceClass
   main_proc_hc_pckt_data[15] = 8'h 01;	//  bInterfaceSubClass
   main_proc_hc_pckt_data[16] = 8'h 00;	//  bInterfaceProtocol
   main_proc_hc_pckt_data[17] = 8'h 00;	//  iInterface
   main_proc_hc_pckt_data[18] = 8'h 01;	//  extra
   main_proc_hc_pckt_data[19] = 8'h 00;	//  extra
//  Interface AUDIO Descriptors
   main_proc_hc_pckt_data[20] = 8'h 09;	
   main_proc_hc_pckt_data[21] = 8'h 24;	
   main_proc_hc_pckt_data[22] = 8'h 01;	
   main_proc_hc_pckt_data[23] = 8'h 09;	
   main_proc_hc_pckt_data[24] = 8'h 00;	
   main_proc_hc_pckt_data[25] = 8'h 1e;	
   main_proc_hc_pckt_data[26] = 8'h 00;	
   main_proc_hc_pckt_data[27] = 8'h 01;	
   main_proc_hc_pckt_data[28] = 8'h 01;	
   main_proc_hc_pckt_data[29] = 8'h 0c;	
   main_proc_hc_pckt_data[30] = 8'h 24;	
   main_proc_hc_pckt_data[31] = 8'h 02;	
   main_proc_hc_pckt_data[32] = 8'h 01;	
   main_proc_hc_pckt_data[33] = 8'h 01;	
   main_proc_hc_pckt_data[34] = 8'h 01;	
   main_proc_hc_pckt_data[35] = 8'h 00;	
   main_proc_hc_pckt_data[36] = 8'h 02;	
   main_proc_hc_pckt_data[37] = 8'h 03;	
   main_proc_hc_pckt_data[38] = 8'h 00;	
   main_proc_hc_pckt_data[39] = 8'h 00;	
   main_proc_hc_pckt_data[40] = 8'h 00;	
   main_proc_hc_pckt_data[41] = 8'h 09;	
   main_proc_hc_pckt_data[42] = 8'h 24;	
   main_proc_hc_pckt_data[43] = 8'h 03;	
   main_proc_hc_pckt_data[44] = 8'h 02;	
   main_proc_hc_pckt_data[45] = 8'h 01;	
   main_proc_hc_pckt_data[46] = 8'h 03;	
   main_proc_hc_pckt_data[47] = 8'h 00;	
   main_proc_hc_pckt_data[48] = 8'h 01;	
   main_proc_hc_pckt_data[49] = 8'h 00;	//  IFC1 Alt 0
   main_proc_hc_pckt_data[50] = 8'h 0b;	
   main_proc_hc_pckt_data[51] = 8'h 04;	
   main_proc_hc_pckt_data[52] = 8'h 01;	
   main_proc_hc_pckt_data[53] = 8'h 00;	
   main_proc_hc_pckt_data[54] = 8'h 01;	
   main_proc_hc_pckt_data[55] = 8'h 01;	
   main_proc_hc_pckt_data[56] = 8'h 02;	
   main_proc_hc_pckt_data[57] = 8'h 00;	
   main_proc_hc_pckt_data[58] = 8'h 04;	
   main_proc_hc_pckt_data[59] = 8'h 01;	
   main_proc_hc_pckt_data[60] = 8'h 00;	
   main_proc_hc_pckt_data[61] = 8'h 07;	
   main_proc_hc_pckt_data[62] = 8'h 24;	
   main_proc_hc_pckt_data[63] = 8'h 01;	
   main_proc_hc_pckt_data[64] = 8'h 01;	
   main_proc_hc_pckt_data[65] = 8'h 00;	
   main_proc_hc_pckt_data[66] = 8'h 01;	
   main_proc_hc_pckt_data[67] = 8'h 00;	
   main_proc_hc_pckt_data[68] = 8'h 0b;	
   main_proc_hc_pckt_data[69] = 8'h 24;	
   main_proc_hc_pckt_data[70] = 8'h 02;	
   main_proc_hc_pckt_data[71] = 8'h 01;	
   main_proc_hc_pckt_data[72] = 8'h 02;	
   main_proc_hc_pckt_data[73] = 8'h 02;	
   main_proc_hc_pckt_data[74] = 8'h 10;	
   main_proc_hc_pckt_data[75] = 8'h 01;	
   main_proc_hc_pckt_data[76] = 8'h 00;	
   main_proc_hc_pckt_data[77] = 8'h 00;	
   main_proc_hc_pckt_data[78] = 8'h 00;	
   main_proc_hc_pckt_data[79] = 8'h 09;	
   main_proc_hc_pckt_data[80] = 8'h 05;	
   main_proc_hc_pckt_data[81] = 8'h 01;	
   main_proc_hc_pckt_data[82] = 8'h 09;	
   main_proc_hc_pckt_data[83] = 8'h 00;	
   main_proc_hc_pckt_data[84] = 8'h 00;	
   main_proc_hc_pckt_data[85] = 8'h 01;	
   main_proc_hc_pckt_data[86] = 8'h 00;	
   main_proc_hc_pckt_data[87] = 8'h 00;	
   main_proc_hc_pckt_data[88] = 8'h 07;	
   main_proc_hc_pckt_data[89] = 8'h 25;	
   main_proc_hc_pckt_data[90] = 8'h 01;	
   main_proc_hc_pckt_data[91] = 8'h 00;	
   main_proc_hc_pckt_data[92] = 8'h 02;	
   main_proc_hc_pckt_data[93] = 8'h 01;	
   main_proc_hc_pckt_data[94] = 8'h 00;	//  IFC1 Alt 1
   main_proc_hc_pckt_data[95] = 8'h 0b;	
   main_proc_hc_pckt_data[96] = 8'h 04;	
   main_proc_hc_pckt_data[97] = 8'h 01;	
   main_proc_hc_pckt_data[98] = 8'h 01;	
   main_proc_hc_pckt_data[99] = 8'h 01;	
   main_proc_hc_pckt_data[100] = 8'h 01;	
   main_proc_hc_pckt_data[101] = 8'h 02;	
   main_proc_hc_pckt_data[102] = 8'h 00;	
   main_proc_hc_pckt_data[103] = 8'h 05;	
   main_proc_hc_pckt_data[104] = 8'h 01;	
   main_proc_hc_pckt_data[105] = 8'h 00;	
   main_proc_hc_pckt_data[106] = 8'h 07;	
   main_proc_hc_pckt_data[107] = 8'h 24;	
   main_proc_hc_pckt_data[108] = 8'h 01;	
   main_proc_hc_pckt_data[109] = 8'h 01;	
   main_proc_hc_pckt_data[110] = 8'h 00;	
   main_proc_hc_pckt_data[111] = 8'h 01;	
   main_proc_hc_pckt_data[112] = 8'h 00;	
   main_proc_hc_pckt_data[113] = 8'h 0b;	
   main_proc_hc_pckt_data[114] = 8'h 24;	
   main_proc_hc_pckt_data[115] = 8'h 02;	
   main_proc_hc_pckt_data[116] = 8'h 01;	
   main_proc_hc_pckt_data[117] = 8'h 02;	
   main_proc_hc_pckt_data[118] = 8'h 02;	
   main_proc_hc_pckt_data[119] = 8'h 10;	
   main_proc_hc_pckt_data[120] = 8'h 01;	
   main_proc_hc_pckt_data[121] = 8'h 11;	
   main_proc_hc_pckt_data[122] = 8'h 2b;	
   main_proc_hc_pckt_data[123] = 8'h 00;	
   main_proc_hc_pckt_data[124] = 8'h 09;	
   main_proc_hc_pckt_data[125] = 8'h 05;	
   main_proc_hc_pckt_data[126] = 8'h 01;	
   main_proc_hc_pckt_data[127] = 8'h 09;	
   main_proc_hc_pckt_data[128] = 8'h 30;	
   main_proc_hc_pckt_data[129] = 8'h 00;	
   main_proc_hc_pckt_data[130] = 8'h 01;	
   main_proc_hc_pckt_data[131] = 8'h 00;	
   main_proc_hc_pckt_data[132] = 8'h 00;	
   main_proc_hc_pckt_data[133] = 8'h 07;	
   main_proc_hc_pckt_data[134] = 8'h 25;	
   main_proc_hc_pckt_data[135] = 8'h 01;	
   main_proc_hc_pckt_data[136] = 8'h 00;	
   main_proc_hc_pckt_data[137] = 8'h 02;	
   main_proc_hc_pckt_data[138] = 8'h 01;	
   main_proc_hc_pckt_data[139] = 8'h 00;	
   main_proc_hc_pckt_data[140] = 8'h 09;	
   main_proc_hc_pckt_data[141] = 8'h 04;	
   main_proc_hc_pckt_data[142] = 8'h 02;	
   main_proc_hc_pckt_data[143] = 8'h 00;	
   main_proc_hc_pckt_data[144] = 8'h 01;	
   main_proc_hc_pckt_data[145] = 8'h ff;	
   main_proc_hc_pckt_data[146] = 8'h ff;	
   main_proc_hc_pckt_data[147] = 8'h 00;	
   main_proc_hc_pckt_data[148] = 8'h 06;	
   main_proc_hc_pckt_data[149] = 8'h 07;	
   main_proc_hc_pckt_data[150] = 8'h 05;	
   main_proc_hc_pckt_data[151] = 8'h 03;	
   main_proc_hc_pckt_data[152] = 8'h 02;	
   main_proc_hc_pckt_data[153] = 8'h 40;	
   main_proc_hc_pckt_data[154] = 8'h 00;	
   main_proc_hc_pckt_data[155] = 8'h 00;	//   else --elsif config_type = composit_hub then
//     FOR gcd_index IN 0 TO 156 LOOP
//       hc_pckt_data(gcd_index) := "XXXXXXXX"; -- for now don't check the data
//     END loop;
//   end IF; -- config_type
//  now turn the bus around to recieve the descriptor
   test_progress <= test_num + 2'b 11;	//  Send in token and receive descriptor
   bytes_remaining = 16'h ffff;	//  If you don't know you descriptor size in advance
//  set this value to 0xffff and the descriptor length
//  will be pulled out of the packet.  This will not
//  work if your descriptor size is less than the
//  device_max_pkt size.
   packet_offset = 1'b 0;	
   dtoggle_in <= 1'b 1;	//  initialize the data toggle bit for DATAX_PID
   main_proc_hc_rxpkt_length = main_proc_device_max_pkt;	

   while ( main_proc_hc_rxpkt_length == main_proc_device_max_pkt & bytes_remaining >= 0)
      begin
      if (bytes_remaining > main_proc_device_max_pkt)
         begin
         expected_len = main_proc_device_max_pkt;	
         end
      else
         begin
         expected_len = bytes_remaining;	
         end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Send an in token to receive a descriptor packet.");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 1'b 0); 
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("check for in data packet");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	
//  if you know the exact length and content of your configuration
//  descriptor, and have put the data in the hc_pkt_data array then turn
//  on the data and length checking in the data in packet task, otherwise,
//  leave no_check asserted and only the length of each packet will be
//  checked for consistency with the max paket size received in the get
//  device descriptor routine, and the configuration descriptor length in
//  the first packet of the configuration descriptor.
//       data_in_packet(DATAX_PID, expected_len, packet_offset, hand_shake, check);
         data_in_packet(DATAX_PID, expected_len, packet_offset, main_proc_hand_shake, checking_type_no_check); 
         end
//  hand_shake /= DATA
      if (bytes_remaining === 16'h ffff)
         begin
         descriptor_len = main_proc_hc_rxpkt_data[2] + main_proc_hc_rxpkt_data[3] * 256;	
         bytes_remaining = descriptor_len;	
         if (descriptor_len < main_proc_device_max_pkt)
            begin
            expected_len = descriptor_len;	
            end
         end
//  the first time through grap the len
//  check that the packet was equal to the max packet length unless it is
//  the last packet of the descriptor then it should be the number of bytes
//  remaining in the descriptor.
      sim_error(expected_len == main_proc_hc_rxpkt_length, "unexpected length packet received."); 
      bytes_remaining = bytes_remaining - main_proc_hc_rxpkt_length;	
      packet_offset = packet_offset + main_proc_hc_rxpkt_length;	
//  Acknowledge the config block
      test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the Config block
      if (! ( terse))
          begin
          $write("note: ");
          $display("Acking this descriptor packet");
          $display("Time: ", $time);
          end
      handshake_out_packet(ACK_PID, GOOD_ACK); 
      end
//  hc_rxpkt_length /= device_max_pkt
   sim_error(bytes_remaining == 0, {"packet length is not consistent with the max packet size and the", " descriptor total length"}); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	//  Send a 0 length data packet and wait for ACK
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("send a zero length data packet");
          $display("Time: ", $time);
          end
      data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
      test_progress <= test_num + 3'b 110;	//  Check for Errors
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task get_device_status;
input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
//  PID
//  assemble a get status packet.
begin
   begin
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 00;	//  bREquest: get status
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 00;	//           device descript
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 02;	//  wLength: 0x0002
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get device status request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  xx01 Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  set the expected data in the hc_pckt_data
   main_proc_hc_pckt_data[0] = 8'h 01;	//  self powered w/o
//  remote wake-up
   main_proc_hc_pckt_data[1] = 8'h 00;	//  now turn the bus around to recieve the descriptor
   test_progress <= test_num + 2'b 11;	//  xx 03Send in token and receive descriptor
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token to receive the status.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
//  assign the values to a temp valus for verilog conversion
      end
//  hand_shake /= DATA
   main_proc_hc_pckt_data_tmp = main_proc_hc_pckt_data[0];	
   main_proc_hc_rxpkt_data_tmp = main_proc_hc_rxpkt_data[0];	
   if (main_proc_hc_pckt_data_tmp[7:2] !== main_proc_hc_rxpkt_data_tmp[7:2] | main_proc_hc_pckt_data[1] !== main_proc_hc_rxpkt_data[1])
      begin
      sim_error(0, "get_device_status returned bad data"); 
//  Acknowledge the config block
      end
   test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the Config block
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking the status block");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	//  Send an in token an wait for 0 length data
//  packet return
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (main_proc_force_non_zero_status)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("send a bogus non-zero length status phase data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 2, 1'b 0); 
         end
      else
         begin
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send a zero length data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task get_endpoint_status;
input   endpt_num; 
integer endpt_num; //  PID

input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
begin
   begin
   test_progress <= test_num;	//  start get enpoint status
//  assemble a get status packet.
   main_proc_hc_pckt_data[0] = 8'h 82;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 00;	//  bREquest: get status
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 00;	//           device descript
   main_proc_hc_pckt_data[4] = endpt_num;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 02;	//  wLength: 0x0002
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get endpoint status request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  xx01 Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to recieve the descriptor
   test_progress <= test_num + 2'b 11;	//  xx 03Send in token and receive descriptor
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token to receive the status.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
//  Acknowledge the config block
      end
//  hand_shake /= DATA
   test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the Config block
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking the status block");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	//  Send an out token and a 0 length data
//  packet
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (main_proc_force_non_zero_status)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("send a bogus non-zero length status phase data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 2, 1'b 0); 
         end
      else
         begin
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send a zero length data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task get_value;
input   breq; 
integer breq; //  bRequest 9-configuration 11-interface

input   exp_value; 
integer exp_value; //  expected configuration value

input   wind; 
integer wind; //  wIndex interface number

input   test_num; 
integer test_num; 

reg     [15:0]  temp_vec; 
//  assemble a get status packet.
integer  retry_cnt; //  count of retrys due to bus time out
begin
   begin
   if (breq === 10)
      begin
      main_proc_hc_pckt_data[0] = 8'h 81;	//  bmRequestType
//  get configuration
      end
//  get interface
   else
      begin
      main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
      end
   main_proc_hc_pckt_data[1] = breq;	//  bREquest:
   temp_vec = 1'b 0;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 1;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get config or interface  request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  xx01 Send get descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  set the expected data in the hc_pckt_data
   main_proc_hc_pckt_data[0] = exp_value;	//  now turn the bus around to recieve the descriptor
   test_progress <= test_num + 2'b 11;	//  xx 03Send in token and receive descriptor
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token to receive the value.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, 1'b 1, 1'b 0, main_proc_hand_shake, checking_type_check); 
//  Acknowledge the config block
      end
//  hand_shake /= DATA
   test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the Config block
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking the data packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	//  Send an in token an wait for 0 length data
//  packet return
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (main_proc_force_non_zero_status)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("send a bogus non-zero length status phase data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 2, 1'b 0); 
         end
      else
         begin
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send a zero length data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task set_address;
input   address; 
integer address; //  PID

input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
begin
   begin
   main_proc_hc_pckt_data[0] = 8'h 00;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 05;	//  bREquest: Set address
   main_proc_hc_pckt_data[2] = address;	//  wValue: address
   main_proc_hc_pckt_data[3] = 8'h 00;	
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 00;	//  wLength: 0
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with set address request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	//  Start Set Address Transaction, send a setup
//  token
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
//     WAIT UNTIL usb_clk'event AND usb_clk = '1'; -- Wait for two clocks
//     WAIT UNTIL usb_clk'event AND usb_clk = '1';
      test_progress <= test_num + 1'b 1;	//  Send a set address req data packet
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      test_progress <= test_num + 2'b 10;	//  Wait for Setup data Acknowledge
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 2'b 11;	//  Send and in token and wait for a 0 length data
//  response packet
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      data_in_packet(DATA1_PID, 4'h 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake === hand_shake_type_data_hs | ~verbose))
          begin
          $write("note: ");
          $display("Recieved non-data packet. Check again for the in data packet.");
          $display("Time: ", $time);
          end
      end
//  hand_shake /= DATA
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the zero length in packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  give software some time to set the address register.
   #( 50000 ); //  50 us
   main_proc_device_address = address;	//  set the new device address
// ------------------------------------------------------------------------------
// 
//  Procedure: set_value
// 
//  Parameters: breq           -- Request type 9-configuration 11-interface
//              wval           -- Configuration value to be set
//              wind           -- wIndex used in set interface
//              test_num       -- Base test number for test progress signal
// 
//  Globals:    usb_clk        -- USB clock
//              device_address -- Current USB target address
//              hc_pckt_data   -- Transmit and expected packet data
//              test_progress  -- Counts test bench progression
// 
//  Description: This procedure performs a set configuration or set interface
//  control transfer to a USB target. The test_num parameter is assigned to
//  the global variable test_progress, and incremented as the test proceeds.
//  The global device_address is used to determine the current address of the
//  target being addressed. For more information on the Set Configuration
//  device request see Section 9.4.7 of the USB Spec Version 1.0. For more
//  information on the Set Interface device request see Section 9.4.10 of
//  the USB Spec Version 1.0.
// 
// ------------------------------------------------------------------------------
   end
//  assemble a set address packet.
end
endtask

task set_value;
input   breq; 
integer breq; //  bRequest 9-configuration 11-interface

input   wval; 
integer wval; //  value to be set

input   wind; 
integer wind; //  wIndex interface number

input   test_num; 
integer test_num; 

reg     [15:0]  temp_vec; 
//  assemble a set configuration packet.
integer  retry_cnt; //  count of retrys due to bus time out
begin
   begin
   if (breq === 11)
      begin
      main_proc_hc_pckt_data[0] = 8'h 01;	//  bmRequestType
//  set configuration
      end
//  set interface
   else
      begin
      main_proc_hc_pckt_data[0] = 8'h 00;	//  bmRequestType
      end
   main_proc_hc_pckt_data[1] = breq;	//  bREquest:
   temp_vec = wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 0;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with set configuration request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	//  Starting set descriptor send setup token
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  Send set descriptor request
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
      test_progress <= test_num + 2'b 10;	//  Check the setup data ACK
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 2'b 11;	//  Send and in token and wait for a 0 length data
//  response packet
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      data_in_packet(DATA1_PID, 4'h 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake === hand_shake_type_data_hs | ~verbose))
          begin
          $write("note: ");
          $display("Recieved non-data packet. Check again for the in data packet.");
          $display("Time: ", $time);
          end
      end
//  hand_shake /= DATA
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the zero length in packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ------------------------------------------------------------------------------
// 
//  Procedure: set_feature
// 
//  Parameters: rtype          -- 0-device, 1-interface, 2-endpoint.
//              wval           -- The feature selector to be set.
//              wind           -- The interface or endpoint number
//              test_num       -- Base test number for test progress signal
// 
//  Globals:    usb_clk        -- USB clock
//              device_address -- Current USB target address
//              hc_pckt_data   -- Transmit and expected packet data
//              test_progress  -- Counts test bench progression
// 
//  Description: This procedure performs a set feature control transfer to a
//  USB target. The rtype parameter selects the destination of the set feature.
//  This can be a device, interface, or endpoint. The wval is the feature
//  selector to be set within the recipient device, interface, or endpoint.
//  And wind selects the interface or endpoint number. The test_num parameter
//  is assigned to the global variable test_progress, and incremented as the
//  test proceeds. The global device_address is used to determine the current
//  address of the target being addressed. For more information on the Set
//  Feature device request see Section 9.4.9 of the USB Spec Version 1.0.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task set_feature;
input   rtype; 
integer rtype; //  bmRequest target type

input   wval; 
integer wval; //  wValue field

input   wind; 
integer wind; //  wIndex field

input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
reg     [15:0]  temp_vec; // temp variable for 16 fields
reg     [7:0]  temp_array [0:7]; //  tempory storage for write data
begin
   begin
   test_progress <= test_num;	//  start set feature
//  assemble a set feature  packet.
   main_proc_hc_pckt_data[0] = rtype;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 2'b 11;	//  bREquest:
   temp_vec = wval;	// wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	// wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 0;	// wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet with set feature request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      test_progress <= test_num + 1'b 1;	//  xx01 Send set feature
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to terminate the setup transfer
//  response packet
   test_progress <= test_num + 2'b 11;	//  xx 03Send in token to initiate the status phase
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      data_in_packet(DATA1_PID, 4'h 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake === hand_shake_type_data_hs | ~verbose))
          begin
          $write("note: ");
          $display("Recieved non-data packet. Check again for the in data packet.");
          $display("Time: ", $time);
          end
      end
//  hand_shake /= DATA
   test_progress <= test_num + 3'b 100;	//  xx04  Acknowledge the status phase
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the zero length in packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ------------------------------------------------------------------------------
// 
//  Procedure: clear_feature
// 
//  Parameters: rtype          -- 0-device, 1-interface, 2-endpoint.
//              wval           -- The feature selector to be cleared.
//              wind           -- The interface or endpoint number
//              test_num       -- Base test number for test progress signal
// 
//  Globals:    usb_clk        -- USB clock
//              device_address -- Current USB target address
//              hc_pckt_data   -- Transmit and expected packet data
//              test_progress  -- Counts test bench progression
// 
//  Description: This procedure performs a clear feature control transfer to
//  a USB target. The rtype parameter selects the destination of the clear
//  feature. This can be a device, interface, or endpoint. The wval is the
//  feature selector to be cleared within the recipient device, interface,
//  or endpoint. And wind selects the interface or endpoint number. The
//  test_num parameter is assigned to the global variable test_progress,
//  and incremented as the test proceeds. The global device_address is used
//  to determine the current address of the target being addressed. For more
//  information on the Clear Feature device request see Section 9.4.1 of the
//  USB Spec Version 1.0.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task clear_feature;
input   rtype; 
integer rtype; //  bmRequest target rtype

input   wval; 
integer wval; //  wValue field

input   wind; 
integer wind; //  wIndex field

input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
reg     [15:0]  temp_vec; // temp variable for 16 fields
reg     [7:0]  temp_array [0:7]; //  tempory storage for write data
begin
   begin
   test_progress <= test_num;	//  begin set feature
//  assemble a set feature  packet.
   main_proc_hc_pckt_data[0] = rtype;	//  bmRequestType - set vendor
   main_proc_hc_pckt_data[1] = 1'b 1;	//  bREquest:
   temp_vec = wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 0;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet with clear feature request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  now turn the bus around to terminate the setup transfer
//  response packet
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      data_in_packet(DATA1_PID, 4'h 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake === hand_shake_type_data_hs | ~verbose))
          begin
          $write("note: ");
          $display("Recieved non-data packet. Check again for the in data packet.");
          $display("Time: ", $time);
          end
      end
//  hand_shake /= DATA
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the zero length in packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ------------------------------------------------------------------------------
// 
//  Procedure: set_diag_desc
// 
//  Parameters: breq           -- The diagnostic set request type
//                                Valid values include:
//                                      0 - set status register
//                                      2 - set endpoint register
//                                      4 - set memory
//              wval           -- The value to write to the status or endpoint
//                                register.
//              wind           -- The address of the memory or endpoint register
//              wlen           -- The length of the data packet to follow. Zero
//                                for set status and set endpoint. Equal to the
//                                byte count for set memory.
// 
//  Globals:    usb_clk        -- USB clock
//              device_address -- Current USB target address
//              hc_pckt_data   -- Transmit packet data
// 
//  Description: This procedure is used to perform a vendor specific set
//  descriptor USB device request. When used in conjunction with VAutomation's
//  VUSB code, Diagnostic test information can be performed during simulations.
//  This is useful to set values in the VUSB status register, endpoint control
//  registers, or in memory locations within the device being simulated. This
//  information can be set by the behavioral host controller by performing
//  a set_diag_desc. This allows the user to create powerful test procedures
//  to set diagnostic information in the target device. The set_diag_desc
//  is used extensively in the Peripheral Silicon USB Compliance Checklist in
//  the behavioral host controller. The breq parameter is assigned to the
//  bRequest field of the USB device request. The VUSB code running on the V8
//  is designed to decode only SET_STATUS, SET_EP_CTL, and SET_MEM requests.
//  So legal values of breq are 0, 2, and 4. The wval parameter is assigned to
//  the wValue field of the USB device request and contains the value to write
//  to the VUSB status or endpoint register. The wind parameter is assigned to
//  the wIndex field of the USB device request and contains the starting address
//  in memory for a SET_MEM request or the address of the endpoint register for
//  a SET_EP_CTL request. The wlen parameter is assigned to the wLength field
//  of the USB device request and contains the number of bytes to write to
//  memory for a SET_MEM request. For SET_STATUS or SET_EP_CTL requests it is
//  set to 0.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task set_diag_desc;
input   breq; 
integer breq; //  brequest field

input   wval; 
integer wval; //  wValue field

input   wind; 
integer wind; //  wIndex field

input   wlen; 
integer wlen; 

integer  retry_cnt; //  count of retrys due to bus time out
reg     [15:0]  temp_vec; // temp variable for 16 fields
//  save data in case we need to write it.
reg     [7:0]  temp_array [0:7]; //  tempory storage for write data
integer  i; 
begin
   begin

   for (i = 0; i <= 7; i = i + 1)
      begin
      temp_array[i] = main_proc_hc_pckt_data[i];	
//  assemble a set descriptor  packet.
      end
//  sdd_i IN 0 TO 7
   main_proc_hc_pckt_data[0] = 8'h 40;	//  bmRequestType - set vendor
   main_proc_hc_pckt_data[1] = breq & 8'b 11111110;	//  bREquest:
   temp_vec = wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = wlen;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Transmit setup packet with set diag descriptor request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
   if (breq === 4)
      begin

      for (i = 0; i <= 7; i = i + 1)
         begin
         main_proc_hc_pckt_data[i] = temp_array[i];	
         end
//  sdd_i IN 0 TO 7
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Send an out token and the data block.");
          $display("Time: ", $time);
          end

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
//  send the tx packet data with an OUT pid and a byte count of wlen
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send the out data packet");
             $display("Time: ", $time);
             end
         data_out_packet(DATA1_PID, wlen, 1'b 0); 
         handshake_in_packet(main_proc_hand_shake); 
         if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
             begin
             $write("note: ");
             $display("Non Ack response, send data packet again for the in data packet.");
             $display("Time: ", $time);
             end
         end
//  hand_shake /= DATA
//  send an out token
      end
//  if this request writes a memory block
//  restore the write data
//  breq = 4
//  now turn the bus around to terminate the setup transfer
//  response packet
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      data_in_packet(DATA1_PID, 4'h 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake === hand_shake_type_data_hs | ~verbose))
          begin
          $write("note: ");
          $display("Recieved non-data packet. Check again for the in data packet.");
          $display("Time: ", $time);
          end
      end
//  hand_shake /= DATA
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the zero length in packet");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ------------------------------------------------------------------------------
// 
//  Procedure: get_diag_desc
// 
//  Parameters: breq           -- The diagnostic get request type
//                                Valid values include:
//                                      1 - get status register
//                                      3 - get endpoint register
//                                      5 - get memory
//              wval           -- Should be set to zero
//              wind           -- The address of the memory or endpoint register
//              wlen           -- The length of the data packet to follow. Two
//                                for get status and get endpoint. Equal to the
//                                byte count for get memory.
// 
//  Globals:    usb_clk        -- USB clock
//              device_address -- Current USB target address
//              hc_pckt_data   -- Transmit packet data
//              hc_rxpkt_data  -- Gets return data block.
// 
//  Description: This procedure is used to perform a vendor specific get
//  descriptor USB device request. When used in conjunction with VAutomation's
//  VUSB code, Diagnostic test information can be performed during simulations.
//  This is useful to get values from the VUSB status register, endpoint control
//  registers, or memory locations within the device being simulated. This
//  information can be request by the behavioral host controller by performing
//  a get_diag_desc. This allows the user to create powerful test procedures
//  to extract diagnostic information from the target device. The get_diag_desc
//  is used extensively in the Peripheral Silicon USB Compliance Checklist in
//  the behavioral host controller. The breq parameter is assigned to the
//  bRequest field of the USB device request. The VUSB code running on the V8
//  is designed to decode only GET_STATUS, GET_EP_CTL, and GET_MEM requests.
//  So legal values of breq are 1, 3, and 5. The wval parameter is assigned to
//  the wValue field of the USB device request and should always be set to zero.
//  The wind parameter is assigned to the wIndex field of the USB device request
//  and contains the starting address in memory for a GET_MEM request or the
//  address of the endpoint register for a GET_EP_CTL request. The wlen
//  parameter is assigned to the wLength field of the USB device request and
//  contains the number of bytes to read from memory for a GET_MEM request.
//  For GET_STATUS or GET_EP_CTL requests it is set to 2. The data returned
//  is not checked, but is available via the hc_rxpkt_data data structure.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task get_diag_desc;
input   breq; 
integer breq; //  brequest field

input   wval; 
integer wval; //  wValue field

input   wind; 
integer wind; //  wIndex field

input   wlen; 
integer wlen; 

integer  retry_cnt; //  count of retrys due to bus time out
reg     [15:0]  temp_vec; // temp variable for 16 fields
//  save data in case we need to write it.
reg     [7:0]  temp_array [0:7]; //  tempory storage for write data
integer  i; 
begin
   begin

   for (i = 0; i <= 7; i = i + 1)
      begin
      temp_array[i] = main_proc_hc_pckt_data[i];	
//  assemble a get descriptor packet.
      end
//  gdd_i IN 0 TO 7
   main_proc_hc_pckt_data[0] = 8'h C0;	//  bmRequestType - get vendor
   main_proc_hc_pckt_data[1] = breq | 8'b 00000001;	//  bREquest:
   temp_vec = wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = wind;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = wlen;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet with get diag descriptor request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry limit exceeded."); 
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ack the setup data packet."); 
//  get the return data
//  now turn the bus around to recieve the descriptor
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an in token to receive the descriptor.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, wlen, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
      end
//  hand_shake /= DATA
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Acking the descriptor block");
       $display("Time: ", $time);
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  now turn the bus around to terminate the setup transfer
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( ~verbose))
       begin
       $write("note: ");
       $display("Send an out token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("send a zero length data packet");
          $display("Time: ", $time);
          end
      data_out_packet(DATA1_PID, 4'h 0, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check hand-shake.");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_ack_hs | ~verbose))
          begin
          $write("note: ");
          $display("Didn't get the ack repeat the out transaction");
          $display("Time: ", $time);
          end
      end
//   hand_shake /= ack_hs
   end
end
endtask

task reset_test;

integer  pid; //  PID
integer  addr; //  USB destination address
reg      bus_idle; //  indication that the bus is idle
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  temp2; //  Temp conversion
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
reg      hand_shake; 
integer  local_byte_cnt; 
integer  index; 
integer  rst_i; 
integer  i; 
begin
   begin
   addr = 1'b 0;	//  initialize USB destination address to zero
   pid = SETUP_PID;	//  initialize the token paket PID
// ---------------------------------------------------------------------------
//  Clear all the bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  After an initial reset get bus in the middle of a token then assert the
//  reset signalling
// ---------------------------------------------------------------------------
//  extend duration of usb_reset to 21 usec since usb_sie input clock in low
//  speed device mode runs at 1/8th of hispeed device mode.
// ASSERT terse REPORT
//   "Test 2.5us reset detection."
//   SEVERITY NOTE;
// usb_reset(3000 ns);                     -- hit the USB reset
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test 21us reset detection.");
       $display("Time: ", $time);
       end
   usb_reset(15'b 101001000001000); 
// WAIT FOR 500000 ns;                     -- 500 us - wait for software to recover
//  double delay for the low speed device case
   #( 1000000 ); 
//   see if the device saw the reset.
   get_diag_desc(1'b 1, 16'h ffff, 1'b 0, 2'b 10); 
   sim_error(main_proc_hc_rxpkt_data[0] == 8'b 00000000, "errors detected by target."); 
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00000010) == 8'b 00000010, "Target did not detect USB reset."); 
// mnp
   test_progress <= 20'h 11011;	
//  Clear all the bits in the Diagnostic register of the target device.
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Start a token packet.
//  Make sure the bus is idle by checking for 16 consecutive J states.
// ---------------------------------------------------------------------------
//  extend duration of usb_reset to 21 usec since usb_sie input clock in low
//  speed device mode runs at 1/8th of hispeed device mode.
// ASSERT terse REPORT
//   "Test 2.5us reset detection."
//   SEVERITY NOTE;
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test 21us reset detection in the middle of a packet.");
       $display("Time: ", $time);
       end
//  Make sure the bus is idle by checking for 16 consecutive J states.
   rst_i = 1'b 0;	

   while ( rst_i < 16)
      begin
      @ ( posedge usb_clk ); // Wait for rising edge
      if (usb_state_of(dplus, dminus) !== usb_logic_J)
         begin
         rst_i = 1'b 0;	
         end
      else
         begin
         rst_i = rst_i + 1'b 1;	
         end
      end
//  Tx sync
   send_sync(data_history); //  Send sync field
   temp = pid;	//  Convert integer pid to std_logic_vector
   temp[7:4] = ~temp[3:0];	//  Invert PID bits

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
      end
//  Tx pid
   temp = addr;	//  Convert integer addr to
//  std_logic_vector
   temp2[6:0] = temp[6:0];	

   for (i = 0; i <= 4; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_addr;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  interrupt the address portion of this token with a reset signal.
//  extend duration of usb_reset to 21 usec since usb_sie input clock in low
//  speed device mode runs at 1/8th of hispeed device mode.
// usb_reset(3000 ns);
      end
//  Tx addr
   usb_reset(15'b 101001000001000); 
// WAIT FOR 500000 ns;               -- 500 us - wait for software to recover
// double delay for the low speed device case
   #( 1000000 ); 
//   see if the device saw the reset.
   get_diag_desc(1'b 1, 16'h ffff, 1'b 0, 2'b 10); //  Omit this ASSERT since errors may occur due to the fact that you are
//  doing a usb_reset in the middle of a token packet.
// ASSERT (hc_rxpkt_data(0) = "00000000") REPORT
//   "errors detected by target."
//   SEVERITY FAILURE;
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00000010) == 8'b 00000010, "Target did not detect USB reset."); 
// mnp
   test_progress <= 20'h 11012;	
//  Clear all the bits in the Diagnostic register of the target device.
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  OK now lets send a setup transaction but reset in the middle of the setup
//  data packet.
// ---------------------------------------------------------------------------
//  extend duration of usb_reset to 21 usec since usb_sie input clock in low
//  speed device mode runs at 1/8th of hispeed device mode.
// ASSERT terse REPORT
//   "Test 2.5us reset detection in the middle of a setup transaction."
//   SEVERITY NOTE;
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test 21us reset detection in the middle of a setup transaction.");
       $display("Time: ", $time);
       end
//  restart the setup token
   token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
//  assemble a set address packet.
   main_proc_hc_pckt_data[0] = 8'h 00;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 05;	//  bREquest: Set address
   main_proc_hc_pckt_data[2] = 8'h 55;	//  wValue: address = 55
   main_proc_hc_pckt_data[3] = 8'h 00;	
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 00;	//  wLength: 0
   main_proc_hc_pckt_data[7] = 8'h 00;	//  send the tx packet data with an OUT pid and a byte count of 8
//   data_out_packet(DATA0_PID,16#8#,0);
   local_byte_cnt = 3'b 110;	
   index = 1'b 0;	//  Init index
   send_sync(data_history); //  Send sync field
   temp = pid;	//  Convert integer pid to
//  std_logic_vector
   temp[7:4] = ~temp[3:0];	//  Invert PID bits

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  Transmit the first 6 data bytes of this packet.
      end
//  Tx pid

   while ( local_byte_cnt > 0)
      begin
      temp[7:0] = main_proc_hc_pckt_data[index];	//  Get byte from packet data
      local_byte_cnt = local_byte_cnt - 1'b 1;	//  Dec byte counter
      index = index + 1'b 1;	//  Inc index

      for (i = 0; i <= 7; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_state <= usb_hc_states_tx_data;	//  Set host controller state
         bit_stuff(temp[i], data_history); 
         end
//  End for loop
//  Tx addr
      end
//  End while loop
//  start the next byte
   temp[7:0] = main_proc_hc_pckt_data[index];	//  Get byte from packet data

   for (i = 0; i <= 5; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_data;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  then interrupt it mid-stream with a usb reset.
//  extend duration of usb_reset to 21 usec since usb_sie input clock in low
//  speed device mode runs at 1/8th of hispeed device mode.
// usb_reset(3000 ns);
      end
//  End for loop
//  Tx addr
   usb_reset(15'b 101001000001000); 
// WAIT FOR 500000 ns;               -- 500 us - wait for software to recover
// double delay for the low speed device case
   #( 1000000 ); 
//   see if the device saw the reset.
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); //  Omit this ASSERT since errors may occur due to the fact that you are
//  doing a usb_reset in the middle of a token packet.
//  Asserting reset in the middle of a transaction may cause errors
// ASSERT (hc_rxpkt_data(0) = "00000000") REPORT
//   "errors detected by target."
//   SEVERITY FAILURE;
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00000010) == 8'b 00000010, "Target did not detect USB reset."); 
//  Clear all the bits in the Diagnostic register of the target device.
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // mnp
   test_progress <= 20'h 11013;	
// ------------------------------------------------------------------------------
// 
//  Procedure: resume_test
// 
//  This procedure attempts to test the suspend and resume operation of the
//  target.  The test is dependent on diagnostic hooks in the target USB driver
//  code to observe the suspend and resume operation and report them back to the
//  test bench process.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task resume_test;
input   test_num; 
integer test_num; 

reg      bus_idle; //  indication that the bus is idle
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  temp2; //  Temp conversion
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
reg      hand_shake; 
// ---------------------------------------------------------------------------
//  Clear the suspend bit in Diagnostic register of the target device.
// ---------------------------------------------------------------------------
integer  temp_i; 
integer  local_byte_cnt; 
integer  index; 
begin
   begin
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   test_progress <= test_num + 1'b 1;	
// ---------------------------------------------------------------------------
//  Place the target in suspend mode by maintaining idle signalling for 3ms
// ---------------------------------------------------------------------------
//  assert the idle (j-state) signalling.
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test suspend mode.");
       $display("Time: ", $time);
       end
   j_state; 
   sof_enable <= 0;	//  Stop SOF packets on the the bus
   #( 3000000 ); 
   sof_enable <= 1;	//  Resume the SOF packet traffic
   test_progress <= test_num + 2'b 10;	
// ---------------------------------------------------------------------------
//  Resume the target by any transition out of the J-state.
// ---------------------------------------------------------------------------
//  the act of reading the status register should pull the target out of
//  suspend mode, and return status that indicates the the target had been
//  suspended.
//   see if the device saw the resume.
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); 
   test_progress <= test_num + 2'b 11;	
   sim_error(main_proc_hc_rxpkt_data[0] == 8'b 00000000, "errors detected by target."); 
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00000001) == 8'b 00000001, "Target did not go into suspend state."); 
//  Clear all the bits in the Diagnostic register of the target device.
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test suspend & resume mode.");
       $display("Time: ", $time);
       end
// -----------------------------------------------------------------------------
//  Place the target in suspend mode by maintianing idle signalling for 3ms
// -----------------------------------------------------------------------------
//  assert the idle (j-state) signalling.
   j_state; 
   sof_enable <= 0;	//  Stop SOF packets on the the bus
   #( 3000000 ); 
// -----------------------------------------------------------------------------
//  Resume the target using the resume signaling.
// -----------------------------------------------------------------------------
   usb_resume(25'b 1001100010010110100000000); //  20 ms = T_DRSMDN (USB Spec1.1 Rev 7.1.7.5)
   sof_enable <= 1;	//  Resume the SOF packet traffic
// -----------------------------------------------------------------------------
//  Read the target status to confirm suspend and resume
// -----------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // -----------------------------------------------------------------------------
//  Check the diagnostic register return data to insure that the target had gone
//  into suspend state.
// -----------------------------------------------------------------------------
// ------------------------------------------------------------------------------
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00000001) == 8'b 00000001, "Target did not go into suspend state."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: crc_bitstuff_test
// 
//  This procedure tests the CRC generation and checking and bit stuffing and
//  bit stuff removal.  This includes stuff bits within the CRC field and a bit
//  stuff bit as the last bit of the packet.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task crc_bitstuff_test;

integer  wval; 
reg     [15:0]  wval_tmp; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING CRC AND BISTSTUFF TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure the endpoint 2 as a bidirectional Bulk endpoint
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Set CRC and bit stuff checking packet.  This packet generates a bit
//  stuff after the last bit of the packet.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 00;	
   main_proc_hc_pckt_data[1] = 8'h 00;	
   main_proc_hc_pckt_data[2] = 8'h 04;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      end
//  hand_shake /= ack_hs
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Wait for the echo'ed packet and check it." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 2'b 11, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: bulk_echo_test
// 
//  This procedure sends and recieves a bulk data transaction.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display("CRC & BITSTUFF TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task bulk_echo_test;
input   endpt; 
integer endpt; 
input   dlength; 
integer dlength; 
input   dpat; 
input   dstart; 
integer dstart; 

integer  wval; 
reg     [15:0]  wval_tmp; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING BULK ECHO TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure the indicated endpoint as an echo enabled bulk out endpoint for
//  packet lengths of length
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, endpt, 1'b 0); //  wait for the driver to configure the iso channel.
   #( 200000 ); //  200 us
// ---------------------------------------------------------------------------
//  Send a "length" byte data packet to endpoint 0.
// ---------------------------------------------------------------------------
   build_hc_packet(dlength, dstart, dpat, main_proc_seed); 
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, endpt); 
      data_out_packet(DATA0_PID, dlength, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//   ASSERT false REPORT "Wait for the echo'ed packet and check it." SEVERITY NOTE;
      end
//  hand_shake /= ack_hs
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, endpt); 
      data_in_packet(DATA0_PID, dlength, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: iso_echo_test
// 
//  This procedure sets up and endpoint in the target to echo isochronous data
//  packets then sends and receives one packet of a specified lenght and data
//  pattern.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" BULK ECHO TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task iso_echo_test;
input   endpt; 
integer endpt; 
input   dlength; 
integer dlength; 
input   dpat; 
input   dstart; 
integer dstart; 
input   bogus_hndshk; 
integer bogus_hndshk; //  If this value is not "0000" a bugus

input   sof_wait; 

reg      ist_done; 
integer  wval; 
reg     [15:0]  wval_tmp; 
integer  in_endpt; 
reg     [3:0]  tmp_endpt; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING ISO ECHO TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure the indicated endpoint as an echo enabled iso out endpoint for
//  packet lengths of length
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); //  set the echo in endpoint number to the other endpoint in the echo pair.
   tmp_endpt = endpt;	
   tmp_endpt = {tmp_endpt[3:1], tmp_endpt[0]};	
   in_endpt = tmp_endpt;	//  wait for the driver to configure the iso channel.
   #( 200000 ); //  200 us
// ---------------------------------------------------------------------------
//  Send a "length" byte data packet to the indicated endpoint.
// ---------------------------------------------------------------------------
   build_hc_packet(dlength, dstart, dpat, main_proc_seed); 
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;
   if (sof_wait)
      begin
      @ ( posedge sof_request ); 
      end
   token_packet(OUT_PID, main_proc_device_address, endpt); 
   data_out_packet(DATA0_PID, dlength, 1'b 0); 
//  We don't know exactly how long the diagnostic driver will take to set up
//  the echo'ed data, so we will ask for it untill we get a non-zero length
//  packet back.  If we asked for a zero length packet, we will only ask once.
   ist_done = 0;	
   usb_watch_dog <= 1'b 0;	
   usb_watch_dog <= #(1500000) 1'b 1;	//  1.5ms
   #( 1 ); //  insure that the signal has settled
//  before it is tested by the while loop.

   while ( ~ist_done & usb_watch_dog == 1'b 0)
      begin
      if (sof_wait)
         begin
         @ ( posedge sof_request ); 
//  give the core time to recover, and software time to setup the Tx BDT
         end
      else
         begin
         #( 10000 ); //  10 us
         end
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Get the echo'ed packet and check it.");
          $display("Time: ", $time);
          end
      token_packet(IN_PID, main_proc_device_address, in_endpt); 
      data_in_packet(DATA0_PID, dlength, 1'b 0, main_proc_hand_shake, checking_type_iso_check); 
      if (bogus_hndshk !== 0)
         begin
         handshake_out_packet(bogus_hndshk, GOOD_ACK); //  transfer robustness testing
         end
//  this is here to support iso
      if (dlength === 0 | main_proc_hc_rxpkt_length !== 0)
         begin
         ist_done = 1;	
         end
      end
   sim_error(usb_watch_dog == 1'b 0, "ISO data packet was not echoed"); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: min_max_data_test(
// 
//  This procedure sends a zero length and a max (1023 byte) length packet.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" ISO ECHO TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task min_max_data_test;
input   test_num; 
integer test_num; 

begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING MIN MAX DATA TEST ");
       $display("Time: ", $time);
       end
//  PID
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Send a zero length data packet.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test a zero length data packet");
       $display("Time: ", $time);
       end
   bulk_echo_test(2'b 10, 1'b 0, data_patterns_INC, 1'b 0); // ---------------------------------------------------------------------------
//  Send a 1023 isochronous byte data packet only if not a low speed device.
// ---------------------------------------------------------------------------
   if (lsdev === 0)
      begin
      if (! ( terse))
          begin
          $write("note: ");
          $display("Test a 1023 byte length data packet");
          $display("Time: ", $time);
          end
      test_progress <= test_num + 3'b 101;	
      iso_echo_test(2'b 10, 10'b 1111111111, data_patterns_INC, 1'b 0, 1'b 0, 1); 
      end
   else
      begin
      if (! ( terse))
          begin
          $write("note: ");
          $display("Test a 8 byte length data packet");
          $display("Time: ", $time);
          end
      test_progress <= test_num + 3'b 101;	
      iso_echo_test(2'b 10, 4'b 1000, data_patterns_INC, 1'b 0, 1'b 0, 1); 
      end
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: bto_test:
// 
//  This procedure tests the turn around time of the target and the tolerance of
//  the bus time out counter in the target.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" MIN MAX DATA TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task bto_test;
input   test_num; 
integer test_num; 

integer  wval; //  PID
reg     [15:0]  wval_tmp; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING BTO TEST ");
       $display("Time: ", $time);
       end
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure endpoint 2 as an echo enabled bulk out endpoint for
//  packet lengths of length
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Send a zero length data packet after delaying
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send out data with maximum valid delay");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 1'b 1;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
//  wait as long as allowed without incurring a bto.
      #( usb_bit_time * 13 ); //  there is one clock on the end of
//  the token_packet and one clock on
//  the begining of the data outpacket
//  so the total is 15 bit times.
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//   ASSERT false REPORT "Wait for the echo'ed packet and check it." SEVERITY NOTE;
      end
//  hand_shake /= ack_hs
   test_progress <= test_num + 2'b 10;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_check); //  data in packet will
//  report if the minumum
//  or maximum turnaround
//  times have been exceeded
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
   test_progress <= test_num + 3'b 100;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Send a zero length data packet after a gap that exceeds the bto max time.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Check that an out data with minumum invalid delay is rejected");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
//  wait as short as allowed while guaranteing a bto.
   #( usb_bit_time * 16 ); //  there is one clock on the end of
//  the token_packet and one clock on
//  the begining of the data outpacket
//  so the total is 18 bit times.
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "Returned a handshake when idle time after token packet exceeded BTO time."); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 00010000) == 8'b 00010000, "target failed to detet bus time out."); 
   test_progress <= test_num + 3'b 101;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   if (! ( 0))
       begin
       $write("note: ");
       $display(" BTO TEST PASSED ");
       $display("Time: ", $time);
       end
//  this test may leave the target waiting for a repeat of the dat packet, but
//  it should clear by the next token.
   end
end
endtask

task data_toggle_test;
input   test_num; 
integer test_num; 

parameter TRANSFER_LEN = 150; 
//  PID
integer  bytes_remaining; //  number of bytes left to transfer
integer  expected_len; //  number of bytes in this packet
integer  packet_offset; //  offset into packet data structures
integer  wval; 
reg     [15:0]  wval_tmp; 
reg      zero_len_required; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" DATA TOGGLE TEST PASSED ");
       $display("Time: ", $time);
       end
   test_progress <= test_num;	
// -------------------------------------------------------------------------
//  Make sure the device is in the configured state.
// -------------------------------------------------------------------------
   set_value(4'b 1001, 8'h 01, 1'b 0, 4'h 0); //  move the chapter 9 device state from addressed to configured state
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
//   set_diag_desc(breq => 0, wval => 0, wind => 0, wlen => 0);
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   dtoggle_in <= 1'b 0;	
   dtoggle_out <= 1'b 0;	
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as a bidirectional Bulk endpoint
// ---------------------------------------------------------------------------
//  Note: need to set up endpoint 2 since you can't receive data back
//        from endpoint 0.
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  The API based code is able to deal with data movement at a transfer level,
//  so we will be able to test the data toggle in a very natural way by
//  sending multiple packets that are part of a single transfer, and then
//  requesting the echo of the entire multipacket transfer back.  The older non-
//  API based code is packet based, so quite a few gyrations are required to
//  detect packets that are discarded due to data toggle synchronization.
// ---------------------------------------------------------------------------
   if (USING_DEVICE_API_BASED_SOFTWARE)
      begin
      build_hc_packet(TRANSFER_LEN, 7'b 1111111, data_patterns_INC, main_proc_seed); // -------------------------------------------------------------------------
//  Transmit the data buffer as a single multi-packet transfer, but repeat
//  several of the packets as they would be if the ACK was not received.
// -------------------------------------------------------------------------
      test_progress <= test_num + 2'b 10;	//  Send in token and receive descriptor
//  send the first packet of the data transfer with the wrong (DATA1) PID.
      if (TRANSFER_LEN > main_proc_device_max_pkt)
         begin
         expected_len = main_proc_device_max_pkt;	
         end
      else
         begin
         expected_len = TRANSFER_LEN;	
         end
      packet_offset = 1'b 0;	
      if (! ( terse))
          begin
          $write("note: ");
          $display("Send an out token to transmit a data packet with the wrong PID.");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_ack_hs)
         begin
         token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("send out data packet");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	
         data_out_packet(DATA1_PID, expected_len, packet_offset); 
         handshake_in_packet(main_proc_hand_shake); 
//  now do the entire transfer including the retransmition of the first
//  packet with the correct (DATA0) PID this time.
         end
//  hand_shake /= DATA
      test_progress <= test_num + 2'b 11;	//  Send in token and receive descriptor
      bytes_remaining = TRANSFER_LEN;	// initialize to the transfer size
      packet_offset = 1'b 0;	
      dtoggle_out <= 1'b 0;	//  initialize the data toggle bit for DATAX_PID
      zero_len_required = 0;	

      while ( bytes_remaining > 0 | zero_len_required)
         begin
         if (bytes_remaining > main_proc_device_max_pkt)
            begin
            expected_len = main_proc_device_max_pkt;	
            zero_len_required = 0;	
            end
         else if (bytes_remaining === main_proc_device_max_pkt )
            begin
            zero_len_required = 1;	//  Send a zero length packet to 
//  terminate the transfer, if the last packet of a transfer was equal to
//  the max packet length.
            expected_len = bytes_remaining;	
            end
         else
            begin
            zero_len_required = 0;	
            expected_len = bytes_remaining;	
            end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Send an out token to transmit echo data packet.");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	

         while ( main_proc_hand_shake != hand_shake_type_ack_hs)
            begin
            token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
            if (! ( ~verbose))
                begin
                $write("note: ");
                $display("send out data packet");
                $display("Time: ", $time);
                end
            main_proc_hand_shake = hand_shake_type_nak_hs;	
            data_out_packet(DATAX_PID, expected_len, packet_offset); 
            handshake_in_packet(main_proc_hand_shake); 
            end
//  hand_shake /= DATA
         bytes_remaining = bytes_remaining - expected_len;	
         packet_offset = packet_offset + expected_len;	
// -------------------------------------------------------------------------
//  Receive and check the echo response against the original data buffer.
// -------------------------------------------------------------------------
         end
//  hc_rxpkt_length /= device_max_pkt
      test_progress <= test_num + 3'b 100;	//  Send in token and receive descriptor
      bytes_remaining = TRANSFER_LEN;	// initialize to the transfer size
      packet_offset = 1'b 0;	
      dtoggle_in <= 1'b 0;	//  initialize the data toggle bit for DATAX_PID
      main_proc_hc_rxpkt_length = main_proc_device_max_pkt;	

      while ( main_proc_hc_rxpkt_length == main_proc_device_max_pkt & bytes_remaining >= 0)
         begin
         if (bytes_remaining > main_proc_device_max_pkt)
            begin
            expected_len = main_proc_device_max_pkt;	
            end
         else
            begin
            expected_len = bytes_remaining;	
            end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Send an in token to receive echo data packet.");
             $display("Time: ", $time);
             end
         main_proc_hand_shake = hand_shake_type_nak_hs;	

         while ( main_proc_hand_shake != hand_shake_type_data_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 2'b 10); 
            if (! ( ~verbose))
                begin
                $write("note: ");
                $display("check for in data packet");
                $display("Time: ", $time);
                end
            main_proc_hand_shake = hand_shake_type_nak_hs;	
            data_in_packet(DATAX_PID, expected_len, packet_offset, main_proc_hand_shake, checking_type_check); 
//  check that the packet was equal to the max packet length unless it is
//  the last packet of the descriptor then it should be the number of bytes
//  remaining in the descriptor.
            end
//  hand_shake /= DATA
         sim_error(expected_len == main_proc_hc_rxpkt_length, "unexpected length packet received."); 
         bytes_remaining = bytes_remaining - main_proc_hc_rxpkt_length;	
         packet_offset = packet_offset + main_proc_hc_rxpkt_length;	
//  Acknowledge the config block
         test_progress <= test_num + 3'b 101;	//  xx04  Acknowledge the Config block
         if (! ( terse))
             begin
             $write("note: ");
             $display("Acking this descriptor packet");
             $display("Time: ", $time);
             end
         handshake_out_packet(ACK_PID, GOOD_ACK); 
         end
//  hc_rxpkt_length /= device_max_pkt
      sim_error(bytes_remaining == 0, "Transfer not echo'ed in its entirety."); 
//  If not USING_DEVICE_API_BASED_SOFTWARE
// ---------------------------------------------------------------------------
//  Verifiy that Data packets with a data toggle of 0 are accepted.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Send a bulk data packet with a data toggle of 0.
// ---------------------------------------------------------------------------
      end
// -------------------------------------------------------------------------
//  Create a multi-packet data buffer
// -------------------------------------------------------------------------
   else
      begin
      test_progress <= test_num + 1'b 1;	
      main_proc_hc_pckt_data[0] = 8'h be;	
      main_proc_hc_pckt_data[1] = 8'h ef;	
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_ack_hs)
         begin
         token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
         data_out_packet(DATA0_PID, 2'b 10, 1'b 0); // endpt2 OUT dtggle = 1;
         handshake_in_packet(main_proc_hand_shake); 
//  hst dtggle_out=1
// ---------------------------------------------------------------------------
//  Previous Bulk Data Packet should set host & device data toggle to DATA1.
// ---------------------------------------------------------------------------
         end
//  hand_shake /= ack_hs
      test_progress <= test_num + 2'b 10;	
// ---------------------------------------------------------------------------
//  read back the data previously sent to endpoint 2 and verify data & pid.
//  the received PID should indicate a data toggle of 0.
// ---------------------------------------------------------------------------
      main_proc_hc_pckt_data[0] = 8'h be;	
      main_proc_hc_pckt_data[1] = 8'h ef;	//   dtoggle_in <= '0';   -- clear dtoggle_in to start IN transaction
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 2'b 10); 
         data_in_packet(DATA0_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_check); 
// ---------------------------------------------------------------------------
//  Let this in transfer time out instead of ACK'ing it, and verify that the
//  device transmit data toggle is not toggled if the packet is not ACK'ed
// ---------------------------------------------------------------------------
         end
//  hand_shake /= data_hs
      test_progress <= test_num + 2'b 11;	
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 2'b 10); 
         data_in_packet(DATA0_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_check); 
//  endpt2 IN dtgle=1;
         end
//  hand_shake /= data_hs
      handshake_out_packet(ACK_PID, GOOD_ACK); 
//  host dtgle=1
// ---------------------------------------------------------------------------
//  The deviceis now expecting a data toggle of 1.  Send a data toggle of 0
//  again and verify that it was not accepted by the device.
// ---------------------------------------------------------------------------
      test_progress <= test_num + 3'b 100;	
      main_proc_hc_pckt_data[0] = 8'h de;	
      main_proc_hc_pckt_data[1] = 8'h ad;	
      main_proc_hand_shake = hand_shake_type_nak_hs;	

      while ( main_proc_hand_shake != hand_shake_type_ack_hs)
         begin
         token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
         data_out_packet(DATA0_PID, 2'b 10, 1'b 0); // endpt2 OUT dtgle=1;
         handshake_in_packet(main_proc_hand_shake); 
// hst dtoggle_in=0
// ---------------------------------------------------------------------------
//  Run a set address setup transaction.  This ensures that the software has
//  finished processing on all previous transfers.
// ---------------------------------------------------------------------------
         end
//  hand_shake /= ack_hs
      set_address(8'h 55, 1'b 0); 
// ---------------------------------------------------------------------------
//  Now go ask for the data that was sent with the wrong data toggle.  We
//  expedt that because that packet was rejected that the transaction will be
//  NAK'ed.
// ---------------------------------------------------------------------------
      test_progress <= test_num + 3'b 101;	
// ---------------------------------------------------------------------------
//  Read back from endpoint 2 and verify that the packet was
//  actually dropped.
// ---------------------------------------------------------------------------
//  get the data from the first echo buffer. (from the 4th transfer above)
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA1_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_check); 
//  endpt2 IN dtgle=0; hst dtgle=1
      sim_error(main_proc_hand_shake == hand_shake_type_nak_hs, "Packet with wrong data toggle was not rejected"); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
      end
//  USING_DEVICE_API_BASED_SOFTWARE
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11001111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: data_toggle_independence_test:
// 
//  This procedure tests the data toggle sequence bit of different endpoints
//  within the same device are independent.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" DATA TOGGLE TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task data_toggle_independence_test;

reg     [15:0]  wval_tmp; 
integer  wval; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING DATA TOGGLE INDEPENDENCE TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Initialize endpoint 2 as a bulk echo endpoint.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Send a bulk data packet followed by a second data packet with the same
//  sequence bit but different data and verify that the second data packet was
//  descarded.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'b 10111110;	//  0xbeef
   main_proc_hc_pckt_data[0] = 8'b 11101111;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      data_out_packet(DATA0_PID, 2'b 10, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//  now send the data packet again with the same data toggle sequence
//  bit, as if we did not receive the previous ack invert the data so
//  the target behavior is observable. A non-control endpoints data
//  toggle bit is reset to zero by sending a
//  ClearFeature(Endpoint,Halt).
      end
//  hand_shake /= ack_hs
   main_proc_hc_pckt_data[0] = 8'b 01000001;	//  not (0xbeef)
   main_proc_hc_pckt_data[0] = 8'b 00010000;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      data_out_packet(DATA0_PID, 2'b 10, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//  check that the second data packet was rejected, and the data toggle
//  sequence still agrees
//  also check that the data toggle bit of the second endpoit remained zero
//  even though the data toggle bit on the first endpoint should still be one.
      end
//  hand_shake /= ack_hs
   main_proc_hc_pckt_data[0] = 8'b 11011110;	//  0xdead
   main_proc_hc_pckt_data[0] = 8'b 10101101;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      data_in_packet(DATA0_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  on the second bulk echo packet do a simple echo test both of these
//  endpoints should have their data toggle bits set to 0
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      data_out_packet(DATA0_PID, 2'b 10, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//  check that the data toggle bit of the second endpoit remained zero
//  even though the data toggle bit on the first endpoint should still be one.
      end
//  hand_shake /= ack_hs
   main_proc_hc_pckt_data[0] = 8'b 10111110;	//  0xbeef
   main_proc_hc_pckt_data[0] = 8'b 11101111;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 2'b 10, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: tx_pid_test
// 
//  This procedure tests the PID generated by the VUSB
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  Allows the host to
//  configure endpoints and echo's OUT DATA transaction recieved by the VUSB SIE
//  and makes them available for subsequent IN data transactions.
// 
//  --------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" DATA TOGGLE INDEPENDENCE TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task tx_pid_test;
input   test_num; 
integer test_num; 

integer  wval; //  wValue for set diag descriptor
//  variable
reg     [15:0]  wval_tmp; //  wValue tmp
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" TX PID TEST STARTED ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Run the get the configuration descriptor test it requrires an ACK, DATA0
//  and DATA1 responces from the target to complete successfully
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test the ACK, Data0 and Data1 PIDs.");
       $display("Time: ", $time);
       end
   get_config_desc(test_num); 
// ---------------------------------------------------------------------------
//  Setup endpoint 2 to return stall PID's
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 1, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  send the crc_bitstuff packet to a stalled endpoint to get the stall PID
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test the Stall PID.");
       $display("Time: ", $time);
       end
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
   sim_error(main_proc_hand_shake == hand_shake_type_stall_hs, "A stalled endpoint did not return a STALL handshake"); 
// ---------------------------------------------------------------------------
//  send the crc_bitstuff packet to a disabled endpoint to get the NAK PID
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Setup endpoint 2 for bulk packet echoing.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test the NAK PID.");
       $display("Time: ", $time);
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Now Force owns 0 for all endpoints (except 0)
// ---------------------------------------------------------------------------
   set_diag_desc(3'b 110, 1'b 1, 1'b 0, 1'b 0); 
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
   sim_error(main_proc_hand_shake == hand_shake_type_nak_hs, "Not ready endpoint did not NAK in token."); 
// ---------------------------------------------------------------------------
//  Restore normal owns operation for all endpoints
// ---------------------------------------------------------------------------
   set_diag_desc(3'b 110, 1'b 0, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Setup endpoint 2 to to ignore IN and OUT tokens.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 0, 1'b 0, 
	1'b 0, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); 
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test No Handshake returned.");
       $display("Time: ", $time);
       end
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "A disabled endpoint did not Bus Time Out when sent an out token."); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11011111) == 8'b 00000000, "errors detected by target."); 
// ------------------------------------------------------------------------------
// 
//  Procedure: handshake_precedence_test
// 
// 
//  This procedure tests the PID generated by the VUSB
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  Allows the host to
//  configure endpoints and echo's OUT DATA transaction recieved by the VUSB SIE
//  and makes them available for subsequent IN data transactions.
// 
//  --------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" TX PID TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task handshake_precedence_test;
input   test_num; 
integer test_num; 

integer  wval; //  wValue
reg     [15:0]  wval_tmp; //  wValue tmp
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING HANDSHAKE PRECEDENCE TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Clear Error status.");
       $display("Time: ", $time);
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Setup endpoint 2 to return stall PID's
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Setup endpoint 2 to return the stall PID.");
       $display("Time: ", $time);
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 1, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Test the IN response handshake precedence.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Send an in token with bad crc5 to the stalled, disabled and regular
//  endpoints.  All of the endpoints should return nothing (BTO).
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token packet to stalled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
//  send in token with bad crc5 to stalled endpoint
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
//   data_in_packet(DATA1_PID, 0, 0, hand_shake, no_check);
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "stalled endpoint did not BTO on bad token"); 
   test_progress <= test_num + 2'b 10;	
// ---------------------------------------------------------------------------
//  Send a good in token to the stalled endpoint it should return STALL.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token packet to stalled endpoint 2.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 0;	
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
   sim_error(main_proc_hand_shake == hand_shake_type_stall_hs, "stalled endpoint did not return stall handshake"); 
   test_progress <= test_num + 2'b 11;	
// ---------------------------------------------------------------------------
//  Send an out token with bad crc5 to the stalled, disabled and regular
//  endpoints.  All of the endpoints should return nothing (BTO).
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  send out token with bad crc5 to stalled endpoint
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token packet to stalled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "stalled endpoint did not BTO on bad token"); 
   test_progress <= test_num + 3'b 100;	
// ---------------------------------------------------------------------------
//  Send a good out token to the stalled endpoint it should return STALL.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token packet to stalled endpoint 2.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 0;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
   sim_error(main_proc_hand_shake == hand_shake_type_stall_hs, "stalled endpoint did not stall handshake"); 
   test_progress <= test_num + 3'b 101;	
// ---------------------------------------------------------------------------
//  Setup endpoint 2 as enabled, but not ready
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ------------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  send in token with bad crc5 to disabled endpoint
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token packet to disabled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "stalled endpoint did not BTO on bad token"); 
   test_progress <= test_num + 3'b 110;	
// ------------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  send out token with bad crc5 to not ready endpoint
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token packet to disabled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "not ready endpoint did not BTO on bad token"); 
   test_progress <= test_num + 3'b 111;	
// ------------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Restore normal owns operation for all endpoints
// ---------------------------------------------------------------------------
   main_proc_force_crc5_error = 0;	
   set_diag_desc(3'b 110, 1'b 0, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  send out token with bad crc5 to enabled
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token packet to enabled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "enabled endpoint did not BTO on bad token"); 
   test_progress <= test_num + 4'b 1000;	
   main_proc_force_crc5_error = 0;	
// ---------------------------------------------------------------------------
//  send in token with bad crc5 to enabled
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token packet to enabled endpoint 2 with crc5 error.");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "endpoint did not BTO on bad token"); 
   test_progress <= test_num + 4'b 1001;	
// ---------------------------------------------------------------------------
//  Send a good out token to the enabled endpoint it should eventually ACK.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an out token packet to enabled endpoint 2.");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//  Initialize the watch dog timeout signal
   usb_watch_dog <= 1'b 0;	
   usb_watch_dog <= #(WATCH_DOG) 1'b 1;	
   #( 1 ); //  insure that the signal has settled
//  before it is tested by the while loop.
   main_proc_force_crc5_error = 0;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs & usb_watch_dog == 1'b 0)
      begin
      sim_error(main_proc_hand_shake == hand_shake_type_nak_hs, {"Enabled endpoint returned handshake", "other than ACK or NAK."}); 
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      end
//  hand_shake /= ack_hs
   sim_error(usb_watch_dog == 1'b 0, "Target failed to ack out transaction."); 
   test_progress <= test_num + 8'h 0a;	
// ---------------------------------------------------------------------------
//  Send a good in token to the enabled endpoint it should eventually return
//  data.
// ---------------------------------------------------------------------------
//  Initialize the watch dog timeout signal
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token packet to enabled endpoint 2.");
       $display("Time: ", $time);
       end
   usb_watch_dog <= 1'b 0;	
   usb_watch_dog <= #(WATCH_DOG) 1'b 1;	
   #( 1 ); //  insure that the signal has settled
//  before it is tested by the while loop.
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs & usb_watch_dog == 1'b 0)
      begin
      sim_error(main_proc_hand_shake == hand_shake_type_nak_hs, {"Enabled endpoint returned handshake", "other than DATA or NAK."}); 
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= ack_hs
   sim_error(usb_watch_dog == 1'b 0, "Target failed to return data packet."); 
   test_progress <= test_num + 8'h 0b;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
   sim_error((main_proc_status_rg & 8'b 11001101) == 8'b 00000000, "errors detected by target."); 
   sim_error((main_proc_status_rg & 8'b 00000010) == 8'b 00000010, "CRC5 error not reported by target."); 
   sim_error((main_proc_status_rg & 8'b 00010000) == 8'b 00010000, "BTO error not reported by target."); 
   sim_error((main_proc_hc_rxpkt_data[1] & 8'b 00001000) == 8'b 00001000, "STALL handshake has not been detected by target."); 
// --------------------------------------------------------------------
//  complete reset to resynchronize software and hardware EVEN/ODD buffer
//  pointers. If you don't do this, the next test, BST1, in checklist_enabled
//  IF/THEN section fails.
// --------------------------------------------------------------------
   usb_reset(15'b 101001000001000); 
   set_address(8'h 7f, test_num + 4'h c); 
//  Move the device into the configured state by setting the configuration
//  value to 1.
   set_value(4'b 1001, 8'h 01, 1'b 0, test_num + 4'h d); 
   if (! ( 0))
       begin
       $write("note: ");
       $display(" HANDSHAKE PRECEDENCE TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task single_ended_test;

reg     [15:0]  wval_tmp; //  wValue tmp
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING SINGLE ENDED TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear the target error register
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Send an out token
// ---------------------------------------------------------------------------
   token_packet(OUT_PID, main_proc_device_address, 2'b 11); 
// ---------------------------------------------------------------------------
//  Send a data packet single ended.
// ---------------------------------------------------------------------------
   main_proc_force_single_ended = 1;	
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   main_proc_force_single_ended = 0;	
// ---------------------------------------------------------------------------
//  Check for a handshake (should BTO)
// ---------------------------------------------------------------------------
   handshake_in_packet(main_proc_hand_shake); 
   sim_error(main_proc_hand_shake == hand_shake_type_bto_hs, "Target did not ignore single ended signaling"); 
// ------------------------------------------------------------------------------
// 
//  Procedure: hifreq_noise_test
// 
//  This procedure injects hifreqency noise between the token and data packets
//  of an out transaction, and checks that the transaction completed
//  successfully.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" SINGLE ENDED TEST  PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task hifreq_noise_test;

reg     [31:0]  tmp_vec; // working vector for
integer  wval; //  wValue
reg     [15:0]  wval_tmp; //  wValue tmp
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING HIFREQ NOISE TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure endpoint 2 as an echo enabled bulk out endpoint for
//  packet lengths of length
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Set CRC and bit stuff checking packet.  This packet generates a bit
//  stuff after the last bit of the packet.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 00;	
   main_proc_hc_pckt_data[1] = 8'h 00;	
   main_proc_hc_pckt_data[2] = 8'h 04;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      hc_state <= usb_hc_states_tx_manu;	

      for (i = 0; i <= 300; i = i + 1)
         begin
         #( 2 ); 
         main_proc_seed = rand(main_proc_seed);	
         tmp_vec = main_proc_seed;	
         nrz_out(tmp_vec[0]); 
         end
//  for hfn_i in 0 to 300
//  generate some high frequency noise
      data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//   ASSERT false REPORT "Wait for the echo'ed packet and check it." SEVERITY NOTE;
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("high frequency noise prior to packet caused BTO");
          $display("Time: ", $time);
          $stop;
          end
      end
//  hand_shake /= ack_hs
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 2'b 11, 1'b 0, main_proc_hand_shake, checking_type_check); 
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ------------------------------------------------------------------------------
// 
//  Procedure: pll_test
//             test_num      -- base test number for test progress signal
// 
//  This procedure repeats the crc_bitstuff test while margining the clock fast
//  and slow, and introducing clock jitter and phase distortions.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( 0))
       begin
       $write("note: ");
       $display(" HIFREQ NOISE TEST PASSED ");
       $display("Time: ", $time);
       end
   end
//  random data
end
endtask

task pll_test;
input   test_num; 
integer test_num; 

integer  wval; //  wValue
reg     [15:0]  wval_tmp; //  wValue tmp
reg      clock_master_save; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING PLL TEST ");
       $display("Time: ", $time);
       end
   clock_master_save = clock_master;	//  save the current clock source so it
//  can be restored.
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Configure endpoint 2 as an echo enabled bulk out endpoint for
//  packet lengths of length
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); // ---------------------------------------------------------------------------
//  Set CRC and bit stuff checking packet.  This packet generates a bit
//  stuff after the last bit of the packet.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 00;	
   main_proc_hc_pckt_data[1] = 8'h 00;	
   main_proc_hc_pckt_data[2] = 8'h 04;	// ---------------------------------------------------------------------------
//  Margin the clock fast;
// ---------------------------------------------------------------------------
   test_progress <= test_num + 1'b 1;	
   clock_margin <= clock_margin_type_fast;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Margin clock fast");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      clock_master <= clock_master_type_host_p0;	//  use the host clock to send
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//  dtoggle_out = 1
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target BTO's data packet when clock is margined fast.");
          $display("Time: ", $time);
          $stop;
          end
      end
//  hand_shake /= ack_hs
   test_progress <= test_num + 2'b 10;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Wait for the echo'ed packet and check it.");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA0_PID, 2'b 11, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target BTO's in token when clock is margined fast.");
          $display("Time: ", $time);
          $stop;
          end
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  dtoggle_in = 1
// ------------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Margin the clock normal, but introduce phase distortions between each
//  transfer.
// ---------------------------------------------------------------------------
   test_progress <= test_num + 3'b 111;	
   clock_margin <= clock_margin_type_normal;	
   clock_jitter_time <= 0;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Margin clock normal phase shifts between packets");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	
//   ASSERT false REPORT "Send an out data token." SEVERITY NOTE;

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
      clock_master <= clock_master_type_host_p1;	//  use the host clock to send
//     data_out_packet(DATA0_PID,3,0);
      data_out_packet(DATA1_PID, 2'b 11, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
//  dtoggle_out = 1
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target BTO's data transaction when clock is phase shifted between packets.");
          $display("Time: ", $time);
          $stop;
          end
      end
//  hand_shake /= ack_hs
   test_progress <= test_num + 4'b 1000;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Wait for the echo'ed packet and check it.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_data_hs)
      begin
      clock_master <= clock_master_type_host_p0;	//  use the host clock to send
      token_packet(IN_PID, main_proc_device_address, 2'b 10); 
      data_in_packet(DATA1_PID, 2'b 11, 1'b 0, main_proc_hand_shake, checking_type_check); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target BTO's in token when clock is phase shifted between packets.");
          $display("Time: ", $time);
          $stop;
          end
      end
//  hand_shake /= data_hs
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  dtoggle_in = 0
// ---------------------------------------------------------------------------
//  return the clock master to the default state
// ---------------------------------------------------------------------------
   test_progress <= test_num + 4'b 1001;	
   clock_master <= clock_master_save;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ------------------------------------------------------------------------------
// 
//  Procedure: bit_stuff_reject_test
// 
//  This procedure repeats the crc_bitstuff test inserting bit stuff errors in
//  the outgoing bitstream.  The target must detect these errors and bus time
//  out the transactions.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( 0))
       begin
       $write("note: ");
       $display(" PLL TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task bit_stuff_reject_test;
input   test_num; 
integer test_num; 

integer  index; //  Packet data index
reg     [31:0]  temp; //  Temp conversion
integer  local_byte_cnt; //  Local byte count
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING BIT STUFF REJECT TEST");
       $display("Time: ", $time);
       end
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   test_progress <= test_num + 1'b 1;	
   #( 80 ); 
// ---------------------------------------------------------------------------
//  to be detectable as bit stuff error the data must contain 7 consecutive 1s
//  6 1s followed by a zero shows up as a DFN8 (not multiple of 8-bits) error.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Send a token packet with 6 consecutive 1's, and confirm that it was
//  rejected by the target.
// ---------------------------------------------------------------------------
//  Set the device address to 3F.
   if (! ( terse))
       begin
       $write("note: ");
       $display("Testing Token with bit stuff error rejection");
       $display("Time: ", $time);
       end
   set_address(8'h 3f, 1'b 0); 
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   main_proc_force_bit_stuff_disable = 1;	
//   see sec 8.3.1 USB 1.1    PID fld |Addr fld
//  send 6 consecutive 1's => 10010110|11111100|
   token_packet(IN_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_bit_stuff_disable = 0;	
   handshake_in_packet(main_proc_hand_shake); //  expect a BTO not a data packet.
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore token with DFN8 (not multiple of 8-bits) error");
       $display("Time: ", $time);
       $stop;
       end
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 00001000) === 8'b 00001000))
       begin
       $write("failure: ");
       $display("target failed to report a DFN8 error.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 11010111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE ");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   test_progress <= test_num + 2'b 10;	
// ---------------------------------------------------------------------------
//  Send a token packet with 7 consecutive 1's, and confirm that it was
//  rejected by the target and check that the bit stuff and dfn8 bits were
//  set.
// ---------------------------------------------------------------------------
//  Set the device address to 7F.
   set_address(8'h 7f, 1'b 0); 
   main_proc_hc_pckt_data[0] = 8'h fe;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   main_proc_force_bit_stuff_disable = 1;	
//  see sec8.3.1 USB1.1    PID fld |Addr fld
//  send 7 consecutive 1's 10000111|11111110
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_bit_stuff_disable = 0;	
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore packet with bitstuff error");
       $display("Time: ", $time);
       $stop;
       end
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 10000000) === 8'b 10000000))
       begin
       $write("failure: ");
       $display("target failed to report bitstuff error in token.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 01010111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE.");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   test_progress <= test_num + 2'b 11;	
// ---------------------------------------------------------------------------
//  send a packet with bit stuff errors and check that it was rejected by the
//  target.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Testing Data packet with bit stuff error rejection");
       $display("Time: ", $time);
       end
   main_proc_hc_pckt_data[0] = 8'h fe;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_bit_stuff_disable = 1;	
//  see sec8.3.1 USB 1.1                  PID fld  Data fld
//  send 7 consecutive 1's in data packet 11000011|01111111
   data_out_packet(DATA0_PID, 1'b 1, 1'b 0); 
   main_proc_force_bit_stuff_disable = 0;	
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore packet with bitstuff error");
       $display("Time: ", $time);
       $stop;
       end
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 10000000) === 8'b 10000000))
       begin
       $write("failure: ");
       $display("target failed to report bitstuff error.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 01011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Set the data to all ones.  This packet generates a bit
//  stuff in the data field.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 3f;	// ---------------------------------------------------------------------------
//  send a packet with bit stuff errors and check that it was rejected by the
//  target.
// ---------------------------------------------------------------------------
   test_progress <= test_num + 3'b 100;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_bit_stuff_disable = 1;	
//  sec8.3.1 USB 1.1
//  send 6 consecutive 1's in data packet 11000011|00111111
   data_out_packet(DATA0_PID, 1'b 1, 1'b 0); 
   main_proc_force_bit_stuff_disable = 0;	
   handshake_in_packet(main_proc_hand_shake); 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore packet with bitstuff error");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 3'b 101;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 00001000) === 8'b 00001000))
       begin
       $write("failure: ");
       $display("target failed to report a DFN8 error.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 01010111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Start sending a packet then force the idle state.  The prolonged J state
//  will be interpretted as a partial packet with a bit stuff error.  This
//  should be rejected by the target.
// ---------------------------------------------------------------------------
   test_progress <= test_num + 3'b 110;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   local_byte_cnt = 2'b 11;	//  Copy constant to local variable
   index = 1'b 0;	//  Init index
   send_sync(data_history); //  Send sync field
   temp[3:0] = {dtoggle_out, 3'b 011};	//  set the expected pid to data 0 or 1
   temp[7:4] = ~temp[3:0];	//  Invert PID bits
   usb_pid <= to_pid_type(DATAX_PID);	

   for (i = 0; i <= 7; i = i + 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
      hc_state <= usb_hc_states_tx_pid;	//  Set host controller state
      bit_stuff(temp[i], data_history); 
//  Transmit data while byte count greater than 0
      end
//  Tx pid

   while ( local_byte_cnt > 0)
      begin
      temp[7:0] = main_proc_hc_pckt_data[index];	//  Get byte from packet data
      local_byte_cnt = local_byte_cnt - 1'b 1;	//  Dec byte counter
      index = index + 1'b 1;	//  Inc index

      for (i = 0; i <= 7; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_state <= usb_hc_states_tx_data;	//  Set host controller state
         bit_stuff(temp[i], data_history); 
         end
//  End for loop
//  Tx addr
      end
//  End while loop
//  terminate the packet to the idle state.
   j_state; 
   #( 100 ); 
   VHDL2V_dplus <= 1'b z;	
   VHDL2V_dminus <= 1'b z;	
   #( 100 ); 
   handshake_in_packet(main_proc_hand_shake); 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did ignore a non-packet with bitstuff error");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 3'b 111;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 10000000) === 8'b 10000000))
       begin
       $write("failure: ");
       $display("target failed to report bitstuff error.");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  send the packet again with bit stuff error only on the last bit, and
//  check that it was rejected by the target.
// ---------------------------------------------------------------------------
   test_progress <= test_num + 4'b 1000;	
// ---------------------------------------------------------------------------
//  Set CRC and bit stuff checking packet.  This packet generates a single bit
//  stuff after the last bit of the packet.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 00;	
   main_proc_hc_pckt_data[1] = 8'h 00;	
   main_proc_hc_pckt_data[2] = 8'h 04;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_bit_stuff_disable = 1;	
   data_out_packet(DATA0_PID, 2'b 11, 1'b 0); 
   main_proc_force_bit_stuff_disable = 0;	
   handshake_in_packet(main_proc_hand_shake); 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore packet with bitstuff error on the last bit");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 4'b 1001;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 10000000) === 8'b 10000000))
       begin
       $write("failure: ");
       $display("target failed to report bitstuff error.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 01010111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE.");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  now just run the crc_bitstuff test to verify that the target will insert a
//  bit stuff bit on the last bit of a packet.
// ---------------------------------------------------------------------------
   crc_bitstuff_test; // ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors reported by SIE.");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); 
   if (! ( 0))
       begin
       $write("note: ");
       $display(" BIT STUFF REJECT TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task field_error_reject_test;

integer  index; //  Packet data index
reg     [31:0]  temp; //  Temp conversion
integer  local_byte_cnt; //  Local byte count
integer  pid; 
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING FIELD ERROR REJECT TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Set CRC and bit stuff checking packet.  This packet generates a bit
//  stuff after the last bit of the packet.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h 00;	
   main_proc_hc_pckt_data[1] = 8'h 00;	
   main_proc_hc_pckt_data[2] = 8'h 04;	// ---------------------------------------------------------------------------
//  To test that invalid PIDs are rejected we will send a token packet with
//  each of the invalid PID codes to the target followed by a zero length data
//  packet.  The target should ignore both producing a BTO handshake from the
//  handshake_in procedure.
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test rejection of unused PID values");
       $display("Time: ", $time);
       end

   for (i = 1; i <= 6; i = i + 1)
      begin
      case (i)
      1'b 1:
         begin
         pid = 1'b 0;	
         end
      2:
         begin
         pid = 3'b 100;	
         end
      3:
         begin
         pid = 3'b 110;	
         end
      4:
         begin
         pid = 3'b 111;	
         end
      5:
         begin
         pid = 4'b 1000;	
         end
      6:
         begin
         pid = 4'h f;	
         end
      endcase
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(pid, main_proc_device_address, 1'b 0); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Test that packets with a PID check field error are rejected by the target.
// ---------------------------------------------------------------------------
      if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target didn't ignore a token packet with an undefined PID");
          $display("Time: ", $time);
          $stop;
          end
      end
//  for fert_i in 1 to 6
//  test each of the 6 unused pids
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test rejection of tokens with errors in the PID check field");
       $display("Time: ", $time);
       end
   main_proc_force_pid_check_error = 1;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_pid_check_error = 0;	
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Test that tokens with a crc5 field error are rejected by the target.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore token packet with PID check field error");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test rejection of tokens with bad crc5");
       $display("Time: ", $time);
       end
   main_proc_force_crc5_error = 1;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_crc5_error = 0;	
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Test that packets with a data crc error are rejected by the target.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore token packet with bad crc5 field error");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test rejection of data packets with crc16 errors");
       $display("Time: ", $time);
       end
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_force_crc16_error = 1;	
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   main_proc_force_crc16_error = 0;	
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Test that packets with a invalid eop field are rejected by the target.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not ignore packet with data crc error");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Test rejection of packets with invalid eop fields");
       $display("Time: ", $time);
       end
   main_proc_eop_time = usb_bit_time / 2 - 2'b 10;	// set the eop SE0 time below the minimum legal time.
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   main_proc_eop_time = usb_bit_time * 2;	//  restore the eop SE0 time
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not reject packet with a short EOP");
       $display("Time: ", $time);
       $stop;
       end
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); 
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Check the status of the target to ensure that the detected errors were
//  reported.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
// ------------------------------------------------------------------------------
// 
//  Procedure:   addr_endpt_reject_test
// 
//  This procedure tests that addresses and endpoints that are not used by the
//  target device are ignored.
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 00000001) === 8'b 00000001))
       begin
       $write("failure: ");
       $display("PID error not reported by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 00000010) === 8'b 00000010))
       begin
       $write("failure: ");
       $display("CRC5 error not reported by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 00000100) === 8'b 00000100))
       begin
       $write("failure: ");
       $display("CRC16 error not reported by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( (main_proc_status_rg & 8'b 11000000) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("Unexpected errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( 0))
       begin
       $write("note: ");
       $display(" FIELD ERROR REJECT TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task addr_endpt_reject_test;
input   test_num; 
integer test_num; 

integer  endpt; //  test value for end point number
//   test number of debug tracking.
integer  test_address; //  test value for address field
integer  wval; //  argument for set endpoint control
reg     [15:0]  wval_tmp; //  register.
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING ADDR ENDPT REJECT TEST ");
       $display("Time: ", $time);
       end
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  To test the address comparitors in the target we will set the device
//  address to zero then send a walking one pattern on the addresss bits and
//  verify that we BTO on each transaction attempt.  Then the address will be
//  set to 7F and the test will be repeated with a walking 0 pattern.
// ---------------------------------------------------------------------------
   set_address(1'b 0, test_num); //  set address to 0
// ---------------------------------------------------------------------------
//  walk one thru address field
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Walk a one thru the address field");
       $display("Time: ", $time);
       end
   test_address = 7'b 0000001;	//  set up walking one pattern

   for (i = 1; i <= 7; i = i + 1)
      begin
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(OUT_PID, test_address, 2'b 11); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target didn't ignore a token with a non-matching address.");
          $display("Time: ", $time);
          $stop;
          end
      test_address = test_address * 2;	//  shift the walking one pattern
      end
//  for aert_i in 1 to 7
//  for each bit in the address field
   set_address(8'h 7F, test_num + 3'b 100); //  set address to 7F
// ---------------------------------------------------------------------------
//  walk zero thru address field
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Walk a zero thru the address field");
       $display("Time: ", $time);
       end
   test_address = 7'b 1111110;	//  set up walking zero  pattern

   for (i = 1; i <= 7; i = i + 1)
      begin
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(DATAX_PID, test_address, 2'b 11); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target didn't ignore a token with a non-matching address.");
          $display("Time: ", $time);
          $stop;
          end
      test_address = test_address * 2 + 1'b 1;	//  shift the walking zero pattern
// ---------------------------------------------------------------------------
//  To test that endpoints that are not enabled in the device are ingnored by
//  the target, all of the enpoints will be disabled except endpoint 0 and
//  endpoint F, then we will use walking one and walking 0 patterns to test
//  the endpoint numbers.
// ---------------------------------------------------------------------------
      end
//  for aert_i in 1 to 7
//  for each bit in the address field
   test_progress <= test_num + 4'h a;	//  endpoint reject walking one
// ---------------------------------------------------------------------------
//  Disable endpoints all but enpoint 0 and the highest endpoint.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 0, 1'b 0, 
	1'b 0, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	//   FOR endpt IN 1 TO 14 loop              -- for each endpoint
//   FOR endpt IN 1 TO 7 loop              -- for each endpoint
//   FOR endpt IN 1 TO 3 loop              -- for each endpoint
   set_diag_desc(2'b 10, wval, 1'b 1, 1'b 0); //  wait for the driver to configure the endpoints.
   #( 200000 ); //   200 us
   set_diag_desc(2'b 10, wval, 2'b 10, 1'b 0); //  inlined for easier translation to verilog. elr 5/11/98
//  wait for the driver to configure the endpoints.
   #( 200000 ); 
//   end loop;                              -- on endpnt
// ---------------------------------------------------------------------------
//  Enable the highest implemented endpoint.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 0, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   wval = wval_tmp;	
   set_diag_desc(2'b 10, wval, 2'b 11, 1'b 0); // ---------------------------------------------------------------------------
//  walk one thru end point field
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Walk a one thru the endpoint field");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 4'h c;	//  endpoint reject walking 0
   endpt = 4'b 0001;	//  set up walking one pattern

   for (i = 1; i <= 4; i = i + 1)
      begin
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(OUT_PID, main_proc_device_address, endpt); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target didn't ignore a token with a non-matching endpoint.");
          $display("Time: ", $time);
          $stop;
          end
      endpt = endpt * 2;	//  shift the walking one pattern
// ---------------------------------------------------------------------------
//  walk zero thru end point field
// ---------------------------------------------------------------------------
      end
//  for aert_i in 1 to 4
//  for each bit in the address field
   if (! ( terse))
       begin
       $write("note: ");
       $display("Walk a zero thru the endpoint field");
       $display("Time: ", $time);
       end
   endpt = 4'b 1110;	//  set up walking zero  pattern

   for (i = 1; i <= 4; i = i + 1)
      begin
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      token_packet(OUT_PID, main_proc_device_address, endpt); 
      data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
          begin
          $write("failure: ");
          $display("Target didn't ignore a token with a non-matching endpoint");
          $display("Time: ", $time);
          $stop;
          end
      endpt = endpt * 2 + 1'b 1;	//  shift the walking zero pattern
      end
//  for aert_i in 1 to 7
//  for each bit in the address field
   set_value(4'b 1001, 8'h 01, 1'b 0, 4'h 0); //  move the chapter 9 device state from addressed to configured for subsequent
//  tests.
   if (! ( 0))
       begin
       $write("note: ");
       $display(" ADDR ENDPT REJECT TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task wrong_packet_reject_test;
input   test_num; 
integer test_num; 

reg     [15:0]  wval_tmp; //  PID
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING WRONG PACKET REJECT TEST ");
       $display("Time: ", $time);
       end
// ---------------------------------------------------------------------------
//  PKT3 - Test that wrong direction packets are rejected.
//  To test this  endpoint 2 is configured to each mode of iso in , iso out,
//  bulk in, bulk out and interrrupt (interrupt is implied in).  Then one
//  transaction in the wrong dirrection is attempted to each of the endpoints.
//  The target should allow the transaction to bus time out.
// ---------------------------------------------------------------------------
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Set up the tx data packet to a recognizable error value.
// ---------------------------------------------------------------------------
   main_proc_hc_pckt_data[0] = 8'h de;	//  dead beef
   main_proc_hc_pckt_data[1] = 8'h ad;	
   main_proc_hc_pckt_data[2] = 8'h be;	
   main_proc_hc_pckt_data[3] = 8'h ef;	// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an in only bulk endpoint.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 0, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); //  dtoggle_out = 0  as a result of the set endpoint.
//  dtoggle_in = 0
   test_progress <= test_num + 1'b 1;	
//  attempt an out tranaction to an in / interrupt endpoint it should BTO.
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 3'b 100, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an out only bulk endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("An in or interrupt endpoint did not ignore an out transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 0, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); //  dtoggle_out = 0 as a result of the set enpoint
//  dtoggle_in = 0
   test_progress <= test_num + 2'b 10;	
//  attempt an in tranaction to a bulk out endpoint it should BTO.
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an out only iso endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("A bulk out endpoint did not ignore an in transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 0, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); 
   #( 50000 ); //   Give software time to deal with the request
   test_progress <= test_num + 2'b 11;	
//  attempt an in tranaction to a iso out endpoint it should BTO.
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an in only iso endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("An isochronous out endpoint did not ignore an in transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 0, 
	1'b 1, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); 
   test_progress <= test_num + 3'b 100;	
//  attempt an out tranaction to a iso in endpoint it should BTO, and the echo
//  data buffer maintained by the diagnostic driver should be unaffected.
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 3'b 100, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
//  attempt an in tranaction to a iso in endpoint.
//  if the data out transaction above was rejected, the IN BDT will be not
//  ready (owns = 0) and the device will return a 0 length data packet. 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("An insochronous in endpoint did not ignore an out transaction.");
       $display("Time: ", $time);
       $stop;
       end
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   if (! ( terse))
       begin
       $write("note: ");
       $write("sending a in token to an ISO in endpoint; ");
       $write("expecting a zero length data packet response.");
       $display();
       $display("Time: ", $time);
       end
   data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_iso_no_check); 
// ---------------------------------------------------------------------------
//  PKT4 - setup packets to a unidir endpoint are ignored.
//  To test this a setup packet is sent to each of the unidirectional
//  endpoints types. The setup transactions should also bus time out.
// ---------------------------------------------------------------------------
//  assemble a get device descriptor packet.
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 01;	//           device descript
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 12;	//  wLength: 0x0012
   main_proc_hc_pckt_data[7] = 8'h 00;	//  send device descriptor setup request to a unidirectional endpoint
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an in only bulk or interrupt endpoint.
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 0, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); 
   test_progress <= test_num + 3'b 101;	
//  IN or INTERRUPT endpoint
   token_packet(SETUP_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an out only bulk endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Unidirectional IN endpoint did not ignore a setup transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 0, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); //  Bulk out endpoint
   test_progress <= test_num + 3'b 110;	
   token_packet(SETUP_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an out only iso endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Unidirectional OUT endpoint did not ignore a setup transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 0, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); //  Iso out endpoint
   test_progress <= test_num + 3'b 111;	
   token_packet(SETUP_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as an in only iso endpoint.
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Unidirectional ISO out endpoint did not ignore a setup transaction.");
       $display("Time: ", $time);
       $stop;
       end
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 0, 
	1'b 1, 1'b 0, 1'b 0};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); 
   test_progress <= test_num + 4'b 1000;	
//  Iso in endpoint
   token_packet(SETUP_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  If a ISO endpoint is enabled but has no data it will return a zero length
//  packet.
   handshake_in_packet(main_proc_hand_shake); 
//  attempt an in tranaction to a iso in endpoint.
//  if the SETUP transaction above was rejected, the IN BDT will be not
//  ready (owns = 0) and the device will return a 0 length data packet. 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Unidirectional ISO in endpoint did not ignore a setup transaction.");
       $display("Time: ", $time);
       $stop;
       end
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   if (! ( terse))
       begin
       $write("note: ");
       $write("sending a in token to an ISO in endpoint; ");
       $write("expecting a zero length data packet response.");
       $display();
       $display("Time: ", $time);
       end
   data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_iso_no_check); 
// ---------------------------------------------------------------------------
//  PKT5 - all endpoints support 0 length packets.
//  PKT6 - ISO channel sends 0 lenght packet if data not available
//  We will not be testing all endpoints just all endpoint types. Using the 5
//  endpoint set up at the beginining of this procedure and endpoint 0 as a
//  control endpoint, this test will perform 0 length echo tests.
// ---------------------------------------------------------------------------
//  Run a zero length echo test to each of the enpoint types
   test_progress <= test_num + 4'b 1001;	
   bulk_echo_test(2'b 10, 1'b 0, data_patterns_INC, 1'b 0); 
   test_progress <= test_num + 4'h a;	
   iso_echo_test(2'b 10, 1'b 0, data_patterns_INC, 1'b 0, 1'b 0, 0); // ---------------------------------------------------------------------------
//  PKT7 - Packet whose length doesn't match are rejected.
//  PKT8 - packet lenght measure disregards jitter in EOP.
//  This test sends an out token that is one bit to short followed by a token
//  packet that is one bit to long, followed by a good token packet and a
//  data packet that shorts the last byte.
//  I assume that the eop jitter reffered to here is EOP length jitter.
// ---------------------------------------------------------------------------
//  send a token packet that is one bit short.
   main_proc_force_short_token = 1;	
   test_progress <= test_num + 4'h b;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not reject a short token");
       $display("Time: ", $time);
       $stop;
       end
   main_proc_force_short_token = 0;	
   test_progress <= test_num + 4'h c;	
//  send a token packet that is one bit long
   main_proc_force_long_token = 1;	
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   data_out_packet(DATA0_PID, 1'b 0, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("Target did not reject a long token");
       $display("Time: ", $time);
       $stop;
       end
   main_proc_force_long_token = 0;	
//  run the bitstuff crc test to confirm that the target was not adversely
//  effected.
//  now lets run the crc_bitstuff test again while jittering the the eop
//  length to confirm that the eop length is not used in calculating the
//  packet lenght.
   crc_bitstuff_test; 
   test_progress <= test_num + 4'h d;	
   main_proc_eop_time = usb_bit_time;	//   short the eop time
   crc_bitstuff_test; 
   test_progress <= test_num + 4'h e;	
   main_proc_eop_time = usb_bit_time * 4;	//   extend  the eop time
   crc_bitstuff_test; 
   main_proc_eop_time = usb_bit_time * 2;	//  restore the eop SE0 time
// ---------------------------------------------------------------------------
//  PKT9 - a incorrectly constituted packet is rejected.
//  This checklist item is basically untestable.  A complete test would have
//  to send all posible bit steams that did not combine to form a vailid
//  packet, and see that the target rejected them.  Most of these bit streams
//  will show up as an invalid PID, a packet with a bad length or a CRC error,
//  and are tested elsewhere.
// ---------------------------------------------------------------------------
// ------------------------------------------------------------------------------
// 
//  Procedure: token_restart_test
// 
//  This procedure tests that transactions are terminated by a new token packet,
//  and that the token successfully starts the new transaction.
// 
//  This procedure is dependent on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( 0))
       begin
       $write("note: ");
       $display(" WRONG PACKET REJECT TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task token_restart_test;
input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
//  PID
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING TOKEN RESTART TEST ");
       $display("Time: ", $time);
       end
// -----------------------------------------------------------------------------
//  This test starts a Setup transaction then restarts it in various stages of
//  completion by initiating a new setup trasaction.
// -----------------------------------------------------------------------------
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Start a set addrss request then interrupt it with another set address
//  request.
// ---------------------------------------------------------------------------
//  assemble a set address packet.
   main_proc_hc_pckt_data[0] = 8'h 00;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 05;	//  bREquest: Set address
   main_proc_hc_pckt_data[2] = 8'h 7d;	//  wValue: address
   main_proc_hc_pckt_data[3] = 8'h 00;	
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h 00;	//  wLength: 0
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with set address request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num;	//  Start Set Address Transaction, send a setup
//  token
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
//     WAIT UNTIL usb_clk'event AND usb_clk = '1'; -- Wait for two clocks
//     WAIT UNTIL usb_clk'event AND usb_clk = '1';
      test_progress <= test_num + 1'b 1;	//  Send a set address req data packet
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      test_progress <= test_num + 2'b 10;	//  Wait for Setup data Acknowledge
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs | retry_cnt !== 3))
          begin
          $write("failure: ");
          $display("Bus Timeout retry limit exceeded.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
   if (! ( main_proc_hand_shake === hand_shake_type_ack_hs))
       begin
       $write("failure: ");
       $display("Target must ack the setup data packet.");
       $display("Time: ", $time);
       $stop;
       end
   #( 200000 ); //   give software 200 us to recover.
   set_address(8'h 02, test_num + 2'b 11); //  set address to 2
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ---------------------------------------------------------------------------
//  Now start the get configuration desctiptor that will be terminated by a
//  second setup packet requesting a get device descriptor.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); //  assemble a get configuration desctiptor packet.
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
   main_proc_hc_pckt_data[2] = 8'h 00;	//  wValue: index = 0
   main_proc_hc_pckt_data[3] = 8'h 02;	//          config descriptor
   main_proc_hc_pckt_data[4] = 8'h 00;	//  wIndex: 0
   main_proc_hc_pckt_data[5] = 8'h 00;	
   main_proc_hc_pckt_data[6] = 8'h ff;	//  wLength: 0x00ff
   main_proc_hc_pckt_data[7] = 8'h 00;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet to current address, endpoint 0");
       $display("Time: ", $time);
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get configuration descriptor request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      test_progress <= test_num + 3'b 110;	//  Starting get descriptor send setup token
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the
//  Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs | retry_cnt !== 3))
          begin
          $write("failure: ");
          $display("Bus Timeout retry count exceeded.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   if (! ( main_proc_hand_shake === hand_shake_type_ack_hs))
       begin
       $write("failure: ");
       $display("Target must ack the setup data packet.");
       $display("Time: ", $time);
       $stop;
       end
   #( 200000 ); //  give software some time to recover.
// ---------------------------------------------------------------------------
//  interrupt the get configuration descriptor by doing a get device
//  descriptor.
// ---------------------------------------------------------------------------
   get_device_desc(test_num + 3'b 111); 
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
// ------------------------------------------------------------------------------
// 
//  Procedure: stall_test
// 
//  This procedure tests the two types of stalls implemented in USB.
// 
//  The USB 1.1 spec defines the use stall in two distinct ways.  The first usage
//  of stall defined is clarified in the USB 1.1 spec by referring to it as a
//  functional stall. A functional stall is when the Halt Feature associated with
//  an Endpoint is set. Once a function's endpoint is halted the function
//  must continue returning STALL until the condition causing the halt has been
//  cleared through host intervention.
// 
//  The second usage of the stall handshake is known as protocol stall. Protocol
//  stall is unique to control pipes.  Protocol stall differs from functional
//  stall in meaning and duration. A protocol STALL is returned during the Data
//  or Status stage of a control transfer, and the STALL condition terminates at
//  the beginning of the next control transfer (Setup).
// 
//  This procedure is dependant on a diagnostic hook coded into the usb driver
//  software running on the USB SIE Adjunct processor.  This code echo's any OUT
//  DATA transaction recieved by the VUSB SIE and makes it available for
//  subsequent IN data transactions.
// 
// ------------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( 0))
       begin
       $write("note: ");
       $display(" TOKEN RESTART TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task stall_test;
input   test_num; 
integer test_num; 

integer  retry_cnt; //  PID
reg     [15:0]  wval_tmp; 
reg     [15:0]  temp_vec; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STARTING STALL TEST ");
       $display("Time: ", $time);
       end
// -----------------------------------------------------------------------------
//  This test starts a Setup transaction then restarts it in various stages of
//  completion by initiating a new setup trasaction.
// -----------------------------------------------------------------------------
   test_progress <= test_num;	
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
   set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  Testing Function STALL (HALT).
//    Set the STALL bit for an Bidir Bulk endpoint using the
//  SetFeature(Endpoint,Stall) (Halt).  See that IN and OUT tokens produce
//  a stall handshake. Verify that a setup token does not clear the stall.
//    Reset the STALL bit using the ClearFeature(Endpoint,Stall) run the
//  Bulk echo test.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Configure the endpoint 2 as a bidirectional Bulk enddpoint
// ---------------------------------------------------------------------------
   wval_tmp = {8'b 00000000, 3'b 000, 1'b 1, 1'b 1, 
	1'b 1, 1'b 0, 1'b 1};	
//            |          |      |     |     |     |     |
//            |          |      |     |     |     |     + Handshake enable
//            |          |      |     |     |     + endpoint stall
//            |          |      |     |     + endpoint in enable
//            |          |      |     + endpoint out enable
//            |          |      + Control Disable
//            |          + Undefined
//            + Undefined
   main_proc_wval = wval_tmp;	
   set_diag_desc(2'b 10, main_proc_wval, 2'b 10, 1'b 0); //  wait for the driver to configure the iso channel.
   #( 200000 ); //  200 us
//   WAIT FOR 400000 ns ;                   -- 200 us
//  set up an outgoing packet.
   build_hc_packet(4'b 1000, 1'b 0, data_patterns_INC, main_proc_seed); // ---------------------------------------------------------------------------
//  Set feature stall on enpoint 2
// ---------------------------------------------------------------------------
   if (! ( terse))
       begin
       $write("note: ");
       $display("Attempt a set feature stall on endpoint 2.");
       $display("Time: ", $time);
       end
   set_feature(2'b 10, 1'b 0, 2'b 10, test_num + 1'b 1); // ---------------------------------------------------------------------------
//  Send an OUT token packet, expecting a stall hand shake
// ---------------------------------------------------------------------------
   test_progress <= test_num + 4'b 1000;	
   token_packet(OUT_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'b 1000, 1'b 0); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
// ---------------------------------------------------------------------------
//  Send an IN token packet, expecting a stall hand shake
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("STALL'ed endpoint did not STALL OUT token.");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 4'b 1001;	
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
// ---------------------------------------------------------------------------
//  Send a SETUP token packet (expecting a Bus time out) to make sure that a
//  Setup packet to a Bulk endpoint will not clear the "Function Stall"
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("STALL'ed endpoint did not STALL IN token.");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 4'h a;	
   token_packet(SETUP_PID, main_proc_device_address, 2'b 10); 
   data_out_packet(DATA0_PID, 4'b 1000, 1'b 0); 
   handshake_in_packet(main_proc_hand_shake); 
// ---------------------------------------------------------------------------
//  Verify that the thstall was not cleared by Send an IN token packet
//  (expect a stall hand shake).
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_bto_hs))
       begin
       $write("failure: ");
       $display("A Bulk endpoint did not reject a SETUP packet.");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 4'h b;	
   token_packet(IN_PID, main_proc_device_address, 2'b 10); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
// ---------------------------------------------------------------------------
//  Clear feature stall on endpoint 2
// ---------------------------------------------------------------------------
//  clear the endpoint 1 stall feature
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("STALL'ed endpoint did not STALL OUT token.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Attempt a clear feature stall on endpoint 2.");
       $display("Time: ", $time);
       end
   clear_feature(2'b 10, 1'b 0, 2'b 10, test_num + 4'h c); // ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
//  We should see the stall handshake interrupt
   if (! ( (main_proc_status_rg & 8'b 01011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   main_proc_status_rg = main_proc_hc_rxpkt_data[1];	
// ---------------------------------------------------------------------------
//  Run the Bulk echo test to confirm that the stall condition is removed.
// ---------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 00001000) === 8'b 00001000))
       begin
       $write("failure: ");
       $display("Stall hand shake was not reported.");
       $display("Time: ", $time);
       $stop;
       end
   test_progress <= test_num + 4'h d;	
   bulk_echo_test(2'b 10, 1'b 0, data_patterns_INC, 1'b 0); // ---------------------------------------------------------------------------
//  Testing Protocol stall. (hardware functions)
//    Set the protocol stall by
//  	1) Invalid setup request
//  	2) Bad data field In
//  	3) Data field to long
//    Check the protocol stall set by sending
//  	1) IN tokent
//  	2) Out token with data
//    Clear the protocol stall by sending the next setup transaction.
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
//  Attempt a Get Interface when the device is in the addressed state.
// ---------------------------------------------------------------------------
//  Move the device into the addressed state by setting the configuration
//  value to 0.
   test_progress <= test_num + 8'h 10;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Move to the addressed State.");
       $display("Time: ", $time);
       end
   set_value(4'b 1001, 8'h 00, 1'b 0, 16'h beef); 
   test_progress <= test_num + 8'h 11;	
//  Start a get interface command but expect a STALL handshake in the data
//  phase of the transfer.
//  assemble a get descriptor packet.
   main_proc_hc_pckt_data[0] = 8'h 81;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 0a;	//  bREquest:
   temp_vec = 1'b 0;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = 1'b 1;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 1;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit setup packet with get request");
       $display("Time: ", $time);
       end
   retry_cnt = 1'b 0;	
   main_proc_hand_shake = hand_shake_type_bto_hs;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs | retry_cnt !== 3))
          begin
          $write("failure: ");
          $display("Bus Timeout retry limit exceeded.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  END WHILE (hand_shake = bto_hs) LOOP
//  Repeat untill the target responds
//  token
   if (! ( main_proc_hand_shake === hand_shake_type_ack_hs))
       begin
       $write("failure: ");
       $display("Target must ack the setup data packet.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token expecting a STALL.");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake == hand_shake_type_nak_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for stall handshake");
          $display("Time: ", $time);
          end
      main_proc_stall_is_ok = 1;	
      handshake_in_packet(main_proc_hand_shake); 
      main_proc_stall_is_ok = 0;	
      end
//  hand_shake = nak_hs
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("Unconfigured target did not stall the data phase of a get interface.");
       $display("Time: ", $time);
       $stop;
       end
// ---------------------------------------------------------------------------
//  Attempt to set the configuration value to a value that is not in the not
//  in the configuration descriptor.
// ---------------------------------------------------------------------------
//  Start the set configuration command expect a Stall handshake in the status
//  phase of the transfer.
   test_progress <= test_num + 8'h 12;	
   main_proc_hc_pckt_data[0] = 8'h 00;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 8'h 09;	//  bREquest:
   temp_vec = main_proc_wval;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = 1'b 0;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 0;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with set configuration request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs | retry_cnt !== 3))
          begin
          $write("failure: ");
          $display("Bus Timeout retry count exceeded.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   if (! ( main_proc_hand_shake === hand_shake_type_ack_hs))
       begin
       $write("failure: ");
       $display("Target must ack the setup data packet.");
       $display("Time: ", $time);
       $stop;
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Target should STALL the status phase.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake == hand_shake_type_nak_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      main_proc_stall_is_ok = 1;	
      handshake_in_packet(main_proc_hand_shake); 
      main_proc_stall_is_ok = 0;	
      end
//  hand_shake = STALL
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("Target failed to stall the status phase when config value was invalid.");
       $display("Time: ", $time);
       $stop;
       end
//  Move the device into the configured state by setting the configuration
//  value to 1.
   set_value(4'b 1001, 8'h 01, 1'b 0, test_num + 16'h aa12); // ---------------------------------------------------------------------------
//  Attempt a get configuration value, but ask for more data than is expected.
// ---------------------------------------------------------------------------
   test_progress <= test_num + 8'h 14;	
   main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
   main_proc_hc_pckt_data[1] = 4'b 1000;	//  bREquest:
   temp_vec = 1'b 0;	//  wValue
   main_proc_hc_pckt_data[2] = temp_vec[7:0];	
   main_proc_hc_pckt_data[3] = temp_vec[15:8];	
   temp_vec = 1'b 0;	//  wIndex
   main_proc_hc_pckt_data[4] = temp_vec[7:0];	
   main_proc_hc_pckt_data[5] = temp_vec[15:8];	
   temp_vec = 1'b 1;	//  wLength
   main_proc_hc_pckt_data[6] = temp_vec[7:0];	
   main_proc_hc_pckt_data[7] = temp_vec[15:8];	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Transmit data packet with get config or interface  request");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_bto_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake == hand_shake_type_bto_hs)
      begin
      token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
//  send the tx packet data with an OUT pid and a byte count of 8
      data_out_packet(DATA0_PID, 4'h 8, 1'b 0); 
//  wait for the handshake packet the Target must ACK
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Check the ack on the setup packet");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (! ( main_proc_hand_shake !== hand_shake_type_bto_hs | retry_cnt !== 3))
          begin
          $write("failure: ");
          $display("Bus Timeout retry count exceeded.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
          begin
          $write("note: ");
          $display("Bus Timeout re-sending setup and data packets.");
          $display("Time: ", $time);
          end
      if (main_proc_hand_shake === hand_shake_type_bto_hs)
         begin
         #( main_proc_retry_repeat_interval ); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
//  end of while hand_shake /= bto_hs loop
//  Repeat untill the target responds
   if (! ( main_proc_hand_shake === hand_shake_type_ack_hs))
       begin
       $write("failure: ");
       $display("Target must ack the setup data packet.");
       $display("Time: ", $time);
       $stop;
       end
//  now turn the bus around to recieve the descriptor
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an in token to receive the value.");
       $display("Time: ", $time);
       end
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake == hand_shake_type_nak_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      data_in_packet(DATA1_PID, 1'b 1, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
      end
//  hand_shake /= DATA
   if (! ( main_proc_hand_shake === hand_shake_type_data_hs))
       begin
       $write("failure: ");
       $display("Target failed to return configuration data.");
       $display("Time: ", $time);
       $stop;
       end
   handshake_out_packet(ACK_PID, GOOD_ACK); 
   main_proc_hand_shake = hand_shake_type_nak_hs;	

   while ( main_proc_hand_shake == hand_shake_type_nak_hs)
      begin
      token_packet(IN_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("check for in data packet");
          $display("Time: ", $time);
          end
      main_proc_hand_shake = hand_shake_type_nak_hs;	
      main_proc_stall_is_ok = 1;	
      handshake_in_packet(main_proc_hand_shake); 
      main_proc_stall_is_ok = 0;	
      end
//  hand_shake = NAK
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("Target failed to stall additional IN token in data phase.");
       $display("Time: ", $time);
       $stop;
       end
// ---------------------------------------------------------------------------
//  Check that the protocol STALL is not cleared by an IN or out token
// ---------------------------------------------------------------------------
   test_progress <= test_num + 8'h 15;	
//  Send an IN token expect a STALL handshake back
   token_packet(IN_PID, main_proc_device_address, 1'b 0); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
//  Send an OUT token expect a STALL handshake back
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("STALL'ed endpoint did not STALL OUT token.");
       $display("Time: ", $time);
       $stop;
       end
   token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
   data_out_packet(DATA0_PID, 1'b 1, 1'b 0); 
   main_proc_stall_is_ok = 1;	
   handshake_in_packet(main_proc_hand_shake); 
   main_proc_stall_is_ok = 0;	
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
   if (! ( main_proc_hand_shake === hand_shake_type_stall_hs))
       begin
       $write("failure: ");
       $display("STALL'ed endpoint did not STALL OUT token.");
       $display("Time: ", $time);
       $stop;
       end
   get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
   main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
//  We should see the stall handshake interrupt
   if (! ( (main_proc_status_rg & 8'b 01011111) === 8'b 00000000))
       begin
       $write("failure: ");
       $display("errors detected by target.");
       $display("Time: ", $time);
       $stop;
       end
   main_proc_status_rg = main_proc_hc_rxpkt_data[1];	
// -----------------------------------------------------------------------------
// 
//  Procedure : wait_for_reset
// 
//  Parameters : timeout         -- how long to wait before timing OUT
// 
//  Description:  This test is called when the host controller becomes a device.
//  It waits until the host does a usb reset.  If this does not occur before
//  the timeout time then the test fails.
// -----------------------------------------------------------------------------
   if (! ( (main_proc_status_rg & 8'b 00001000) === 8'b 00001000))
       begin
       $write("failure: ");
       $display("Stall hand shake was not reported.");
       $display("Time: ", $time);
       $stop;
       end
   if (! ( 0))
       begin
       $write("note: ");
       $display(" STALL TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

task wait_for_reset;
input   timeout; 

time     reset_start; 
begin
   begin
   host_timeout <= 1'b 0;	
   host_timeout <= #4000000 1'b 1;	
   hc_state <= usb_hc_states_hc_reset;	
// *************************************************************
//  needs translation work
//  Detect a transition
   @(posedge(usb_se0) or posedge(host_timeout));
	//@(posedge (dplus_filtered) or posedge (host_timeout));
	//@(negedge (dplus_filtered) or posedge (host_timeout));
//wait (usb_state_of(dplus, dminus) == usb_logic_SE0 | host_timeout == 1'b 1);
//   if (usb_state_of(dplus, dminus) != usb_logic_SE0)
//       @(negedge (dplus) or posedge (host_timeout));
//   wait ((dplus /* ignored attribute: 'event */ | dminus /* ignored attribute: 'event */) & usb_state_of(dplus, dminus) == usb_logic_SE0 | 
//	host_timeout == 1'b 1); 
   if (host_timeout === 1'b 1)
      begin
      sim_error(0, "Timed out waiting for reset from host"); 
      end
   reset_start = $time;	
   #(10);
// *************************************************************
//  needs translation work
//      @(negedge(usb_se0));
   wait (dplus_filtered /* ignored attribute: 'event */ | dminus_filtered /* ignored attribute: 'event */); 
   sim_error($time - reset_start > 1000, "Did not get USB reset"); 
   hc_state <= usb_hc_states_hc_idle;	
// ------------------------------------------------------------------------------
// 
//  Procedure : wait_for_host_data
// 
//  Parameters: exp_pid       -- Expected PID
//              byte_cnt      -- Byte Count
//              offset        -- Offset into packet data
// 
//  Globals:    usb_clk       -- USB clock
//              dplus         -- USB data+
//              dminus        -- USB data-
//              hc_state      -- USB Host Controller state
//              hc_pckt_data  -- Expected packet data
// 
//  Description: This procedure will receive a complete data packet. The
//  received PID is compared with the expected PID. Each byte of the
//  data field can be compared with the expected packet data (hc_pckt_data).
//  The data comparsion is enabled when data_checking is equal to check or
//  iso_check. Data checking can also be disabled on a byte by byte basis by
//  setting hc_pckt_data to X_es. The offset in to the hc_pckt_data can be
//  passed in to the data_in_packet procedure. This allows the data_in_packet
//  to be called repeatedly by higher level routines and compute the correct
//  index in the expected receive data. Data length checking is performed by
//  comparing the byte_cnt parameter with the actual number of bytes received.
//  Receive length checking is also enabled with the data_checking parameter.
//  If called with data_check equal to iso_check it will allow 0 length ISO
//  packets to be received error free. The CRC16 is computed and checked with
//  800B\h. If any of these comparisons fail an error message is displayed.
//  Bus turn around times are also checked to be within USB specification.
// 
//  Packet Format: See USB Spec 1.0 Section 8.4.3 for more information.
// 
//    8-Bits   8-Bits   0-1023 Bytes   16-Bits   3-Bits
//  +--------+--------+--------------+---------+--------+
//  |  SYNC  |   PID  |     DATA     |  CRC16  |   EOP  |
//  +--------+--------+--------------+---------+--------+
// 
// ------------------------------------------------------------------------------
   end
end
endtask

task wait_for_host_data;
input   exp_pid; 
integer exp_pid; //  Expected PID

output  byte_cnt; 
integer byte_cnt; //  Byte Count

input   offset; 
integer offset; //  Offset into packet data

input   timeout; 

integer  datip_i; //  Loop variable
integer  index; //  Packet data index
integer  local_byte_cnt; //  Local byte count
reg     [31:0]  temp; //  Temp conversion
reg     [31:0]  exp_temp; //  Return PID
reg     [15:0]  crc_register; // expected CRC
reg     [15:0]  crc_exp; // expected CRC
reg     [7:0]  crc_temp; // temp vector for CRC
reg     [5:0]  data_history; 
// needs translation work (current_state does not translate to a 3-bit vector correctly, comes through as a single bit)
reg     [2:0]  current_state; //  Current USB bus state
reg      clock_master_save; 
integer  i; 
begin
   begin
   clock_master_save = clock_master;	//  save the current clock source so it
//  can be restored.
   clock_master <= clock_master_type_target;	//  listen using the targets clock.
   data_history = 6'b 000000;	
   main_proc_hand_shake = hand_shake_type_data_hs;	
   local_byte_cnt = 1'b 0;	//  Init local byte count
   index = 1'b 0;	//  Init index
   datip_i = 1'b 0;	
   hc_state <= usb_hc_states_rx_wait;	//  Set host controller state
   host_timeout <= 1'b 0;	
   host_timeout <= #50000 1'b 1;	
// *************************************************************
//  needs translation work
//  Detect transition out of idle
   @(posedge(usb_kstate) or posedge(host_timeout));
//   wait (usb_kstate /* ignored attribute: 'event */ & usb_kstate == 1'b 1 | host_timeout /* ignored attribute: 'event */ & 
//	host_timeout == 1'b 1); 
   if (host_timeout === 1'b 1)
      begin
	  $display("Timed out waiting for data from host");
      sim_error(0, "Timed out waiting for data from host"); 
      end
   @ ( posedge usb_clk ); //  Wait for rising edge
   if (usb_state_of(dplus, dminus) === usb_logic_K)
      begin
      temp[datip_i] = 1'b 0;	
      datip_i = 1'b 1;	//  Break loop
      end

   while ( datip_i < 8)
      begin
      hc_state <= usb_hc_states_rx_sync;	//  Set host controller state
      bit_unstuff(temp[datip_i], data_history); 
      datip_i = datip_i + 1'b 1;	//  Inc loop count
      end
//  Rx sync
   exp_temp[7:0] = 8'b 10000000;	
   test_value <= temp[7:0];	
   exp_value <= exp_temp[7:0];
   sim_error(temp[7:0] == 8'b 10000000, "SYNC field corrupt"); 
   datip_i = 1'b 0;	

   while ( datip_i < 8)
      begin
      hc_state <= usb_hc_states_rx_pid;	//  Set host controller state
      bit_unstuff(temp[datip_i], data_history); 
      datip_i = datip_i + 1'b 1;	//  Inc loop count
      end
//  Rx pid
   test_value <= ~temp[7:4];	
   exp_value <= temp[3:0];	
   usb_pid <= to_pid_type(temp[3:0]);
   sim_error(~temp[7:4] == temp[3:0], "Received PID check field failure."); 
   test_value <= temp[3:0];	
   exp_value <= exp_pid;	
   exp_temp = exp_pid;
   sim_error(temp[3:0] == exp_temp[3:0], "Received PID does not equal expected PID"); 
//  Get current USB bus state for first time through while Rx data byte loop
   current_state = usb_state_of(dplus, dminus);	//  Receive data while current_state is not SE0

   while ( current_state != usb_logic_SE0)
      begin
      datip_i = 1'b 0;	
//  Loop while datip_i < 8 and not a SE0

      while ( datip_i < 8 & current_state != usb_logic_SE0)
         begin
         hc_state <= usb_hc_states_rx_data;	//  Set host controller state
         bit_unstuff(temp[datip_i], data_history); // get a
         current_state = usb_state_of(dplus, dminus);	//  Get current USB bus state
         datip_i = datip_i + 1'b 1;	//  Inc loop count
         end
//  Rx data byte
      if (current_state !== usb_logic_SE0)
         begin
         main_proc_hc_rxpkt_data[index] = temp[7:0];	
         test_value <= temp[7:0];	
         exp_value <= main_proc_hc_pckt_data[index];	
         if (index > 1)
            begin
            local_byte_cnt = local_byte_cnt + 1'b 1;	//  Inc byte count
            end
         index = index + 1'b 1;	//  Inc packet data index
         end
      end
//  End while loop
//  Copy last two bytes received to temp high order word
//  so we can bit swap it to low order word
   temp[31:16] = {main_proc_hc_rxpkt_data[index - 1], main_proc_hc_rxpkt_data[index - 2]};	
//  Must swap bit order because crc16 is MSB first
   datip_i = 1'b 0;	

   for (i = 0; i <= 15; i = i + 1)
      begin
      temp[i] = temp[31 - i];	//  Perform bit swap on high and low words
      end
   crc_register = {8'b 11111111, 8'b 11111111};	// ------Compute CRC
   if (local_byte_cnt !== 0)
      begin

      for (i = 0; i <= local_byte_cnt - 1; i = i + 1)
         begin
         crc_temp = main_proc_hc_rxpkt_data[i];	
         crc_register = parallel_crc_16(crc_register, crc_temp);	
         end
      end
   crc_exp = ~crc_register;	
   test_value <= temp[15:0];	
   exp_value <= crc_exp;
   sim_error(temp[15:0] == crc_exp, "Received CRC does not equal calculated CRC"); 
//  If we have already received a SE0 we must use a different index value
//  for iso we can correctly check EOP width.
   if (usb_state_of(dplus, dminus) === usb_logic_SE0)
      begin
      datip_i = 1'b 1;	
      end
   else
      begin
      datip_i = 1'b 0;	
      end

   while ( datip_i < 3)
      begin
      @ ( posedge usb_clk ); // Wait for rising edge
      hc_state <= usb_hc_states_rx_eop;	//  Set host controller state
      if (! ( datip_i <= 1 & usb_state_of(dplus, dminus) === usb_logic_SE0 | 
	datip_i === 2 & usb_state_of(dplus, dminus) === usb_logic_J))
          begin
          $write("failure: ");
          $display("EOP corrupt or packet lenght mismatch");
          $display("Time: ", $time);
	  bcp_err_num = bcp_err_num + 1;
          end
      datip_i = datip_i + 1'b 1;	//  Inc loop count
      end
//  Rx eop
   main_proc_hc_rxpkt_length = local_byte_cnt;	//  Set receive packet length
   byte_cnt = local_byte_cnt; 
   hc_state <= usb_hc_states_hc_idle;	//  Set host controller state
   clock_master <= clock_master_type_host_p0;	//  restore the current clock source
// -----------------------------------------------------------------------------
//  
//  Procedure: simple_device_test
// 
//  Parameters:  test_num        -- test progress number
// 
//  This is a very quick test that tests the basic functionality of the VUSB1.1
//  core.  It is not meant to be an exhaustive test but should find any
//  connectivity problems.  
//  1) Send a setup token
//  2) Send a data packet
//  3) Wait for an acknowledge
//  4) Send an in token
//  5) Wait for the device to respond with data
//  6) Send an out token
//  7) Sand a null data packet
//  8) Wait for an acknowledge
// -----------------------------------------------------------------------------  
   end
end
endtask

task simple_device_test;
input   test_num; 
integer test_num; 

integer  retry_cnt; //  count of retrys due to bus time out
//  PID
integer  packet_length; 
integer  expected_pid; 
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display("SIMPLE_DEVICE_TEST STARTING");
       $display("Time: ", $time);
       end

   for (i = 1; i <= 4; i = i + 1)
      begin
      build_hc_packet(4'b 1000, 1'b 1, data_patterns_INC, main_proc_seed); 
      main_proc_hand_shake = hand_shake_type_bto_hs;	
      retry_cnt = 1'b 0;	

      while ( main_proc_hand_shake == hand_shake_type_bto_hs)
         begin
         test_progress <= test_num;	
         if (! ( terse))
             begin
             $write("note: ");
             $display("Sending SETUP token");
             $display("Time: ", $time);
             end
         token_packet(SETUP_PID, main_proc_device_address, 1'b 0); 
         @ ( posedge usb_clk ); //  Wait for two clocks
         @ ( posedge usb_clk ); 
         main_proc_hc_pckt_data[0] = i;	
         main_proc_hc_pckt_data[1] = (i + 1'b 1);	
         main_proc_hc_pckt_data[2] = (i + 2'b 10);	
         main_proc_hc_pckt_data[3] = (i + 2'b 11);	
         main_proc_hc_pckt_data[4] = (i + 3'b 100);	
         main_proc_hc_pckt_data[5] = (i + 3'b 101);	
         main_proc_hc_pckt_data[6] = (i + 3'b 110);	
         main_proc_hc_pckt_data[7] = (i + 3'b 111);	
         test_progress <= test_num + 1'b 1;	//  xx01 Send payload
//  send the tx packet data with an OUT pid and a byte count of 1
         if (! ( terse))
             begin
             $write("note: ");
             $display("Sending random DATA0 payload");
             $display("Time: ", $time);
             end
         if (i < 4)
            begin
            packet_length = i;	
            end
         else
            begin
            packet_length = 4'b 1000;	
            end
         data_out_packet(DATA0_PID, packet_length, 1'b 0); 
         test_progress <= test_num + 2'b 10;	//  xx02 Check the setup data ACK
//  wait for the handshake packet the Target must ACK
         if (! ( ~verbose))
             begin
             $write("note: ");
             $display("Check the ACK on the SETUP packet");
             $display("Time: ", $time);
             end
         handshake_in_packet(main_proc_hand_shake); 
         sim_error(main_proc_hand_shake != hand_shake_type_bto_hs | retry_cnt != 3, "Bus Timeout retry count exceeded."); 
         if (! ( terse | main_proc_hand_shake !== hand_shake_type_bto_hs))
             begin
             $write("note: ");
             $display("Bus Timeout re-send SETUP and DATA packets.");
             $display("Time: ", $time);
             end
         if (main_proc_hand_shake === hand_shake_type_bto_hs)
            begin
            #( main_proc_retry_repeat_interval ); 
            end
         retry_cnt = retry_cnt + 1'b 1;	
         end
//  end of while hand_shake /= bto_hs loop
//  Repeat until the target responds
      sim_error(main_proc_hand_shake == hand_shake_type_ack_hs, "Target must ACK the SETUP data packet."); 
//  now turn the bus around to recieve the descriptor
      test_progress <= test_num + 2'b 11;	//  Send in token and receive descriptor
//  The expected data is the data we sent
      if (! ( terse))
          begin
          $write("note: ");
          $display("Send an IN token to receive the response.");
          $display("Time: ", $time);
          end
      retry_cnt = 1'b 0;	
      case (i)
      1'b 1,
      2'b 11:
         begin
         expected_pid = DATA0_PID;	
         end
      2,
      4:
         begin
         expected_pid = DATA1_PID;	
         end
      default:
         begin
         expected_pid = DATA0_PID;	
         end
      endcase

      while ( main_proc_hand_shake != hand_shake_type_data_hs)
         begin
         token_packet(IN_PID, main_proc_device_address, 1'b 0); 
         main_proc_hand_shake = hand_shake_type_nak_hs;	
         data_in_packet(expected_pid, packet_length, 1'b 0, main_proc_hand_shake, checking_type_check); 
         sim_error(retry_cnt < 400, "Did not receive DATA0 packet from device"); 
         retry_cnt = retry_cnt + 1'b 1;	
//  Acknowledge the transfer
         end
//  hand_shake /= DATA
      test_progress <= test_num + i + 4;	//  xx04
//  BAD / INCOMPLETE ACK Testing!!!
//  adding the capability to generate bad and incomplete acks to test the core ignoring these packets, the
//  core should not generate a token done so when we re-send the packets, they should respond correctly
      if (! ( terse))
          begin
          $write("note: ");
          $display("Acking the DATA block.");
          $display("Time: ", $time);
          end
      case (i)
      2'b 10:
         begin
         handshake_out_packet(ACK_PID, INC_ACK); 
         main_proc_hand_shake = hand_shake_type_bto_hs;	//  reset handshake

         while ( main_proc_hand_shake != hand_shake_type_data_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 1'b 0); 
            main_proc_hand_shake = hand_shake_type_nak_hs;	
            data_in_packet(expected_pid, packet_length, 1'b 0, main_proc_hand_shake, checking_type_check); 
            sim_error(retry_cnt < 400, "Did not receive DATA0 packet from device"); 
            retry_cnt = retry_cnt + 1'b 1;	
            end
//  hand_shake /= DATA
         handshake_out_packet(ACK_PID, GOOD_ACK); 
         end
      3:
         begin
         handshake_out_packet(ACK_PID, BAD_ACK); 
         main_proc_hand_shake = hand_shake_type_bto_hs;	//  reset handshake

         while ( main_proc_hand_shake != hand_shake_type_data_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 1'b 0); 
            main_proc_hand_shake = hand_shake_type_nak_hs;	
            data_in_packet(expected_pid, packet_length, 1'b 0, main_proc_hand_shake, checking_type_check); 
            sim_error(retry_cnt < 400, "Did not receive DATA0 packet from device"); 
            retry_cnt = retry_cnt + 1'b 1;	
            end
//  hand_shake /= DATA
         handshake_out_packet(ACK_PID, GOOD_ACK); 
         end
      default:
         begin
         handshake_out_packet(ACK_PID, GOOD_ACK); 
         end
      endcase
      end
//  now turn the bus around to terminate the setup transfer
   test_progress <= test_num + 3'b 101;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   retry_cnt = 1'b 0;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Send an OUT token to turn the bus around.");
       $display("Time: ", $time);
       end

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("sending the zero length DATA1 packet");
          $display("Time: ", $time);
          end
      data_out_packet(DATA0_PID, 4'h 0, 1'b 0); 
      if (! ( ~verbose))
          begin
          $write("note: ");
          $display("Checking hand-shake...");
          $display("Time: ", $time);
          end
      handshake_in_packet(main_proc_hand_shake); 
      if (main_proc_hand_shake === hand_shake_type_ack_hs)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Got an ACK on the null packet");
             $display("Time: ", $time);
             end
         end
      else
         begin
         if (! ( terse | main_proc_hand_shake === hand_shake_type_ack_hs))
             begin
             $write("note: ");
             $display("Didn't get the ACK. Repeating the null packet OUT transaction");
             $display("Time: ", $time);
             end
         end
      sim_error(retry_cnt < 40, "Device did not ACK the null packet"); 
      retry_cnt = retry_cnt + 1'b 1;	
      end
//   hand_shake /= ack_hs
   if (! ( 0))
       begin
       $write("note: ");
       $display("SIMPLE DEVICE TEST PASSED");
       $display("Time: ", $time);
       end
   end
end
endtask

task linestate_test;
input   test_num; 
integer test_num; 

begin
   begin
   bcp_linestate = 32'h0;
   if (! ( 0))
       begin
       $write("note: ");
       $display("LINESTATE TEST STARTING");
       $display("Time: ", $time);
       end
//  
   test_progress <= test_num;	
   usb_otg_linestate_test <= 1'b 1;	
   sof_enable <= 0;	
   k_state; 
   #( 10000 ); 
   usb_reset(10000); 
   j_state; 
   #( 2000000 ); 
   if (! ( 0))
       begin
       $write("note: ");
       $display("LINESTATE SET TO SE0");
       $display("Time: ", $time);
       end
   bcp_linestate = 32'h1;
   usb_reset(2000000); 
   bcp_linestate = 32'h2;
	if (! ( 0))
       begin
       $write("note: ");
       $display("LINESTATE SET TO J STATE");
       $display("Time: ", $time);
       end
   bcp_linestate = 32'h3;
   j_state; 
   #( 2000000  ); 
   if (! ( 0))
       begin
       $write("note: ");
       $display("LINESTATE SET TO K STATE");
       $display("Time: ", $time);
       end
   k_state; 
   #( 5000 ); 
   if (! ( 0))
       begin
       $write("note: ");
       $display("LINESTATE TEST ENDING");
       $display("Time: ", $time);
       end
   usb_otg_linestate_test <= 1'b 0;	
   sof_enable <= 1;	
   VHDL2V_dplus <= 1'b z;	//  Release data+
   VHDL2V_dminus <= 1'b z;	//  Release data-

// -----------------------------------------------------------------------------
// 
//  Procedure: simple_host_echo_test
// 
//  Parameters: test_num         -- test progress number
// 
//  Description:  In this test the host controller becomes the device and the
//  VUSB core the host.  It is a very quick test that is not meant to be
//  exhaustive but just test connectivity and basic functionality.
// -----------------------------------------------------------------------------
   end
end
endtask

task otg_test;
input   test_num; 
integer test_num; 

begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display("OTG TEST STARTING");
       $display("Time: ", $time);
       end

   test_progress <= test_num;	

   host_timeout <= 1'b 0;	
   host_timeout <= #20000000 1'b 1;	

//  needs translation work
//  detect usb_b_sess_end_n going active and innactive to signal end of OTG testing 
`ifdef BB
   @(posedge(otg_test_done));
   #(100);
`else
   @(negedge (usb_b_sess_end_n) or posedge (host_timeout));
   @(posedge (usb_b_sess_end_n) or posedge (host_timeout));
`endif
//  WAIT UNTIL (((usb_b_sess_end_n'event) AND (usb_b_sess_end_n = '0')) OR
//              host_timeout = '1');
//  WAIT UNTIL (((usb_b_sess_end_n'event) AND (usb_b_sess_end_n = '1')) OR
//              host_timeout = '1');
   if (host_timeout === 1'b 1)
      begin
      sim_error(0, "Timed out waiting for OTG test to finish"); 
      end

   if (! ( 0))
       begin
       $write("note: ");
       $display("OTG TEST ENDING");
       $display("Time: ", $time);
       end
   otg_test_done = 0;
   end
end
endtask

task simple_host_echo_test;
input   test_num; 
integer test_num; 

integer  recv_bc; //  PID
integer  retry_cnt; 
integer  i; 
begin
   begin
   if (! ( 0))
       begin
       $write("note: ");
       $display("SIMPLE HOST ECHO TEST STARTING");
       $display("Time: ", $time);
       end
   sof_enable <= 0;	
   test_progress <= test_num;	
   tb_is_device <= #(200000) 1'b 1;	
//  Wait for the Host to do a reset
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting for a USB reset");
       $display("Time: ", $time);
       end
   wait_for_reset(4000000); 
//  The first thing sent by the host will be an SOF
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting to receive an SOF");
       $display("Time: ", $time);
       end
   token_in_packet(SOF_PID, 1'b 1, 1'b 0, 4000000); 
//  The host will now send data that we must echo
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting to receive an OUT token");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 1'b 1;	//  receive the in packet
   token_in_packet(OUT_PID, 1'b 0, 1'b 0, 9'b 110010000); 
   recv_bc = 4'b 1000;	
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting for data from host");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 2'b 10;	//  receive the data
   wait_for_host_data(DATA0_PID, recv_bc, 1'b 0, 6'b 110010); 
//  ACK the data packet
   if (! ( terse))
       begin
       $write("note: ");
       $display("Acking the DATA0 block.");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 2'b 11;	
   handshake_out_packet(ACK_PID, GOOD_ACK); 
//  Copy the received data into the hc_pckt_data array

   for (i = 0; i <= main_proc_hc_rxpkt_length - 1; i = i + 1)
      begin
      main_proc_hc_pckt_data[i] = main_proc_hc_rxpkt_data[i];	
//  The host should now send an in token
      end
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting to receive an IN token");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 3'b 100;	
   token_in_packet(IN_PID, 1'b 0, 1'b 0, 9'b 110010000); 
   @ ( posedge usb_clk ); 
//  Send the data to the target
   test_progress <= test_num + 3'b 101;	
   data_out_packet(DATA0_PID, main_proc_hc_rxpkt_length, 1'b 0); 
//  wait for the acknowledge
   if (! ( terse))
       begin
       $write("note: ");
       $display("Waiting to receive the acknowledge");
       $display("Time: ", $time);
       end
   test_progress <= test_num + 3'b 110;	
   main_proc_hand_shake = hand_shake_type_nak_hs;	
   retry_cnt = 1'b 0;	

   while ( main_proc_hand_shake != hand_shake_type_ack_hs)
      begin
      handshake_in_packet(main_proc_hand_shake); 
      if (retry_cnt === 20)
         begin
         sim_error(0, "Host did not acknowledge echo packet"); 
         end
      retry_cnt = retry_cnt + 1'b 1;	
      end
   tb_is_device <= 1'b 0;	
// -----------------------------------------------------------------------------
//  Start of Process execution.
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//                       _          __            __ 
//      ____ ___  ____ _(_)___     / /____  _____/ /_
//     / __ `__ \/ __ `/ / __ \   / __/ _ \/ ___/ __/
//    / / / / / / /_/ / / / / /  / /_/  __(__  ) /_  
//   /_/ /_/ /_/\__,_/_/_/ /_/   \__/\___/____/\__/  
// -----------------------------------------------------------------------------
//  main_test
   if (! ( 0))
       begin
       $write("note: ");
       $display("SIMPLE HOST ECHO TEST PASSED ");
       $display("Time: ", $time);
       end
   end
end
endtask

initial 
   begin
      `ifdef BB  
			usb_test_on = 0;
			bcp_usb_sof_on = 0;
			otg_test_done = 0;
      `else 
			usb_test_on = 1;
			otg_test_done = 1;
      `endif
	  bcp_err_num = 0;
   end

/* initial */ 
always @(posedge usb_test_on)
   begin : main_proc
   tb_is_device <= 1'b 0;	
   bcp_usb_sof_on <= 1'b1;
// ---------------------------------------------------------------------------
//  Trigger the target usb_clk to start running
// ---------------------------------------------------------------------------
//  Determine if we need a low speed or full speed clock
   if (lsdev === 1)
      begin
      clock_low_speed <= 1;	
      end
   else
      begin
      clock_low_speed <= 0;	
      end
   if (lsdev === 1)
      begin
      main_proc_retry_repeat_interval = 19'b 1100001101010000000;	//  length of the retry interval
      end
//  for low speed devices double the
   else
      begin
      main_proc_retry_repeat_interval = 18'b 110000110101000000;	
      end
   clk_start <= 1'b 0;	
   #( 1 ); 
   clk_start <= 1'b 1;	
   test_progress <= 16'h 0001;	//  initial reset
   main_proc_seed = 4'b 1100;	//  Init random number generator seed
   tb_done <= 0;	//  Enable test bench execution
   sim_done <= 1'b 0;	
//  Emulate host controller by pulling down on data lines
   VHDL2V_dplus <= 1'b z;	//  Release data+
   VHDL2V_dminus <= 1'b z;	//  Release data-
//  This currently does not work!
//   dplus  <= 'L'; -- Pulldown data+
//   dminus <= 'L'; -- Pulldown data-
//  Define the default values for the downstream port control outputs.
   low_speed_dp <= 16'b 0000000000000000;	
   connect_dp <= 16'b 0000000000000000;	
   rmt_wake_dp <= 16'b 0000000000000000;	
   port_sel <= 5'b 00001;	//  Port 1 selected
   #( 2000 ); //  wait for sys reset to deassert
   if (lsdev === 1)
      begin
      wait (dminus == 1'b 1); 
      end
   else
      begin
      wait (dplus == 1'b 1); 
// WAIT FOR 5000000 ns;                -- wait for 5 ms to let the jtag test
//  finish.  Other wise software may
//  clear the usb reset interrupt before
//  jtagtest takes over, and we will miss
//  the bus reset.
      end
   test_progress <= 16'h 0002;	//  initial reset - starting reset signal
//   usb_reset (10000000 ns);  -- This is the real length - 10 ms
   if (! ( terse))
       begin
       $write("note: ");
       $display("Initiate USB bus Reset");
       $display("Time: ", $time);
       end
   if (lsdev === 1)
      begin
      main_proc_eop_time = 11'b 10100110110;	//  This is the EOP time for LS
      usb_reset(22'b 1011011100011011000000); //  This is long enough for LS software setup - 8 ms
      end
   else
      begin
      main_proc_eop_time = 8'b 10100110;	//  This is the EOP time for FS
      if (connection_test_enabled)
         begin
         usb_reset(12'b 101000101000); //  a minimal USB reset pulse is 2.5 us
//  according to 7.1.4 "Signalling levels"
         end
      else
         begin
         usb_reset(12'b 101110111000); //  Async FS software setup needs - 2.5 ms
//  if jtag testing is not performed.
         end
      end
//  usb_reset (100000 ns);     -- This is used for hardware debug - 100 us
//  INTEL SPECIAL INSERT ON
//   WAIT UNTIL sof_request'event AND sof_request = '1';
//   WAIT UNTIL sof_request'event AND sof_request = '1';
//   WAIT UNTIL sof_request'event AND sof_request = '1';
//   WAIT UNTIL sof_request'event AND sof_request = '1';
//   WAIT UNTIL sof_request'event AND sof_request = '1';
//  INTEL SPECIAL INSERT OFF
   if (wait_for_frame_lock_enable)
      begin
      #( 3000000 ); //  3 ms Added to allow time for frame lock
      end
//  wait_for_frame_lock_enable
   test_progress <= 16'h 0003;	//  initial reset - reset signal deassertion
   #( 1000 ); 
   if (special_test_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display(" STARTING SPECIAL TESTS ");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(20'h 90001); //  get the device descriptor
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set Address.");
          $display("Time: ", $time);
          end
      set_address(8'h 7f, 16'h 9010); //  set address to 7f
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set configuration to 01.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 9020); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt echo test to endpoint 2 (0 length).");
          $display("Time: ", $time);
          end
      test_progress <= 16'h bad0;	
      bulk_echo_test(2'b 10, 1'b 0, data_patterns_INC, 1'b 0); //    ASSERT false  REPORT "Attempt echo test to endpoint 2 (length 1)."
//      SEVERITY NOTE;
//    test_progress <= 16#cab0#;
//    bulk_echo_test(endpt => 2, dlength => 1, dpat => INC, dstart => 16#cab0#);
//    ASSERT false  REPORT "Attempt echo test to endpoint 2 (length 16)."
//      SEVERITY NOTE;
//    test_progress <= 16#dad0#;
//    bulk_echo_test(endpt => 2, dlength => 16, dpat => INC, dstart => 16#dad0#);
//    ASSERT false  REPORT "Attempt echo test to endpoint 2 (length 32)."
//      SEVERITY NOTE;
//    test_progress <= 16#fab0#;
//    bulk_echo_test(endpt => 2, dlength => 32, dpat => INC, dstart => 16#fab0#);
      end
//    frame_test := 16#001d#;
//    FOR i IN 1 TO 16#0020# LOOP
//      sof_token_packet(frame_test);
//    END loop;
//  set the configuration value to 01
//  sof_special_test_enabled
   if (connection_test_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display("STARTING CHIP TEST");
          $display("Time: ", $time);
          end
      simple_device_test(16'h 8000);
	#(1000000); 

      for (i = 1; i <= 5; i = i + 1)
         begin
         @ ( posedge usb_clk ); 
//  The second phase will echo a packet sent by the model
         end
      if (IMPLEMENT_EMBEDED_HOST === 1'b 1)
         begin
         turn_off_sof_generate = 1'b 1;
         linestate_test(16'h 8040); 
         otg_test(16'h 8060); 
         simple_host_echo_test(16'h 8080); 
         end
      if (! ( 0))
          begin
          $write("note: ");
          $display("CHIP TEST PASSED");
          $display("Time: ", $time);
          end
      end
//  The first phase will use an ordinary chapter 9'ish test
//           __                __               ____ 
//     _____/ /_  ____ _____  / /____  _____   / __ \
//    / ___/ __ \/ __ `/ __ \/ __/ _ \/ ___/  / /_/ /
//   / /__/ / / / /_/ / /_/ / /_/  __/ /      \__, / 
//   \___/_/ /_/\__,_/ .___/\__/\___/_/      /____/  
//                  /_/                              
   if (chapter_9_tests_enabled)
      begin
      test_progress <= 16'h 9000;	//  Start of Chapter 9 tests.
// ---------------------------------------------------------------------------
//  Try one setup transaction of each bRequest type from Table 9.3 of the USB
//  specification.
// ---------------------------------------------------------------------------
      if (! ( 0))
          begin
          $write("note: ");
          $display("STARTING CHAPTER 9 TESTS");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(20'h 90001); //  get the device descriptor
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set Address.");
          $display("Time: ", $time);
          end
      set_address(8'h 7f, 16'h 9010); //  set address to 7f
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get configuration.");
          $display("Time: ", $time);
          end
      get_config_desc(16'h 9020); //  get the configuration descriptor
// set_configuration_desc(16#9030#);      -- set configuration descriptor is not
//  supported.
//  move the device to the configured state so the other Chapter 9 commands
//  are legal by setting the configuration value to 01.
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set configuration to 01.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 9040); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get device status.");
          $display("Time: ", $time);
          end
      get_device_status(16'h 9040); //  get the status
//  set the enpoint 1 stall feature
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set feature stall on endpoint 1.");
          $display("Time: ", $time);
          end
      set_feature(2'b 10, 1'b 0, 1'b 1, 16'h 9050); //  let's go a head and check that it worked
      if (! ( terse))
          begin
          $write("note: ");
          $display("Do a get endpoint status to check that the previous set feature worked");
          $display("Time: ", $time);
          end
      get_endpoint_status(1'b 1, 16'h 9058); 
      if (! ( main_proc_hc_rxpkt_data[0] === 8'b 00000001 & main_proc_hc_rxpkt_data[1] === 8'b 00000000))
          begin
          $write("failure: ");
          $display("endpoint did not report stall status.");
          $display("Time: ", $time);
          $stop;
          end
//  clear the enpoint 1 stall feature
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a clear feature stall on endpoint 1.");
          $display("Time: ", $time);
          end
      clear_feature(2'b 10, 1'b 0, 1'b 1, 16'h 9060); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Do a get endpoint status to check that the previous set feature worked");
          $display("Time: ", $time);
          end
      get_endpoint_status(1'b 1, 16'h 9058); //  let's go a head and check that it worked
      if (! ( main_proc_hc_rxpkt_data[0] === 8'b 00000000 & main_proc_hc_rxpkt_data[1] === 8'b 00000000))
          begin
          $write("failure: ");
          $display("endpoint did not report not stalled status.");
          $display("Time: ", $time);
          $stop;
          end
//  set the configuration value to 01
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set configuration to 01.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 9070); //  get configuration
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get configuration (expect 01).");
          $display("Time: ", $time);
          end
      get_value(4'b 1000, 8'h 01, 1'b 0, 16'h 9080); //  get interface of interface 1
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get interface for interface 1 (expect 0).");
          $display("Time: ", $time);
          end
      get_value(4'h a, 1'b 0, 1'b 1, 16'h 9090); //  set_interface 1 to 1
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt to set interface 1 to 1.");
          $display("Time: ", $time);
          end
      set_value(4'h b, 1'b 1, 1'b 1, 16'h 90a0); //  get interface of interface 1
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get interface for interface 1 (expect 1).");
          $display("Time: ", $time);
          end
      get_value(4'h a, 1'b 1, 1'b 1, 16'h 90b0); //  set_interface 1 back to 0
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt to set interface 1 to 0.");
          $display("Time: ", $time);
          end
      set_value(4'h b, 1'b 0, 1'b 1, 16'h 90c0); //  get interface of interface 1
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a get interface for interface 1 (expect 0).");
          $display("Time: ", $time);
          end
      get_value(4'h a, 1'b 0, 1'b 1, 16'h 90d0); // -----------------------------------------------------------------------------
//  Get Manufacture  and other strings String
// -----------------------------------------------------------------------------
      test_progress <= 16'h 9100;	//  Starting get descriptor send setup token
//  assemble a get string descriptor packet.
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt to get the String desctiptors.");
          $display("Time: ", $time);
          end
      main_proc_hc_pckt_data[0] = 8'h 80;	//  bmRequestType
      main_proc_hc_pckt_data[1] = 8'h 06;	//  bREquest: GetDescriptor
      main_proc_hc_pckt_data[2] = 8'h 01;	//  wValue: index = 1
      main_proc_hc_pckt_data[3] = 8'h 03;	//           string descript
      main_proc_hc_pckt_data[4] = 8'h 09;	//  wIndex: 0x0409 (english)
      main_proc_hc_pckt_data[5] = 8'h 04;	
      main_proc_hc_pckt_data[6] = 8'h 00;	//  wLength: 0x0100
      main_proc_hc_pckt_data[7] = 8'h 01;	//   FOR index0 IN 1 TO 8 LOOP              -- for each of the strings hub has 8

      for (main_proc_index0 = 1; main_proc_index0 <= 5; main_proc_index0 = main_proc_index0 + 1)
         begin
         main_proc_hc_pckt_data[2] = main_proc_index0;	//  wValue: index of string
         case (main_proc_index0)
         1'b 1:
            begin
            main_proc_string_len = USB_STR_1_LEN;	
            end
         2:
            begin
            main_proc_string_len = USB_STR_2_LEN;	
            end
         3:
            begin
            main_proc_string_len = USB_STR_3_LEN;	
            end
         4:
            begin
            main_proc_string_len = USB_STR_4_LEN;	
            end
         5:
            begin
            main_proc_string_len = USB_STR_5_LEN;	
//         WHEN 6 => string_len := USB_STR_6_LEN;
//         WHEN 7 => string_len := USB_STR_7_LEN;
            end
         default:
            begin
            main_proc_string_len = USB_STR_n_LEN;	
            end
         endcase
         if (! ( terse))
             begin
             $write("note: ");
             $display("Transmit data packet with get string descriptor request");
             $display("Time: ", $time);
             end
//  index0
         get_data(8'h 80, 3'b 110, 16'h 0300 + main_proc_index0, 16'h 0409, main_proc_string_len, checking_type_no_check, 16'h 9100 + main_proc_index0 * 8'h 10); //  check the first two bytes of the string descriptor packet.
         test_value <= main_proc_hc_rxpkt_data[0];	
         exp_value <= main_proc_string_len;	
         if (! ( main_proc_hc_rxpkt_data[0] === main_proc_string_len))
             begin
             $write("failure: ");
             $display("Received Data does not equal expected data");
             $display("Time: ", $time);
             $stop;
             end
         #( 2 ); //  just so you can see the tests in
         test_value <= main_proc_hc_rxpkt_data[1];	
         exp_value <= 3;	
         if (! ( main_proc_hc_rxpkt_data[1] === 3))
             begin
             $write("failure: ");
             $display("Received Data does not equal expected data");
             $display("Time: ", $time);
             $stop;
             end
         #( 2 ); //  just so you can see the tests in
//  the waveform display
//  decode the unicode string into a ascii string
         main_proc_index2 = 1'b 1;	
         main_proc_index1 = 2'b 10;	
         case (main_proc_index0)
         1'b 1:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Manufacture's ID string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
         2:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Product ID string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
         3:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Serial Number string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
         4:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Configuration string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
         5:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Interface1 string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
//         WHEN 6 => ASSERT (terse) REPORT
//                     "Received Interface2 string:" & temp_string2
//                     SEVERITY NOTE;
//         WHEN 7 => ASSERT (terse) REPORT
//                     "Received Hub Descriptor string:" & temp_string2
//                     SEVERITY NOTE;
         default:
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $write("Received Index > 7 string:");
                $write("%s", main_proc_temp_string2);
                $display();
                $display("Time: ", $time);
                end
            end
         endcase
         end
//  index0
//   FOR index0
//  device has 5 (skip hub strings).
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get String Descriptor Completed");
          $display("Time: ", $time);
          end
// -----------------------------------------------------------------------------
//  End Get Manufacturer String
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//  Test the endpoint feature Halt Stall usage and the control endpoint Protocol
//  Stall usage.
// -----------------------------------------------------------------------------
      stall_test(16'h 9200); 
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//  CHAPTER 11 TEST
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//       __          __            __                __               ______
//      / /_  __  __/ /_     _____/ /_  ____ _____  / /____  _____   <  <  /
//     / __ \/ / / / __ \   / ___/ __ \/ __ `/ __ \/ __/ _ \/ ___/   / // / 
//    / / / / /_/ / /_/ /  / /__/ / / / /_/ / /_/ / /_/  __/ /      / // /  
//   /_/ /_/\__,_/_.___/   \___/_/ /_/\__,_/ .___/\__/\___/_/      /_//_/   
//                                        /_/                               
      end
   if (chapter_11_tests_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display(" STARTING CHAPTER 11 TEST ");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0100;	//  Starting get descriptor send setup token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor from Hub.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0100); 
// ------------------------------------------------------------------------------
//  Send a Set Address Device Request
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0200;	//  Start Set Address Transaction, send a setup
//  token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Address of 0x78 to hub.");
          $display("Time: ", $time);
          end
      set_address(8'h 78, 16'h 0200); //  set address to 0x78
// ------------------------------------------------------------------------------
//  Assign the configuration values to the Hub.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Address Hub Request Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0500;	// Start Set Configuration Transaction, send a setup
//  set the configuration value to a1
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Configuration of 0x01 to hub.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 0500); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Configuration Device Request Completed");
          $display("Time: ", $time);
          end
// -----------------------------------------------------------------------------
//  Get the hub descriptor and compare the received data values with those
//  defined in the get_hub_desc procedure.
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Hub Class Hub Descriptor.");
          $display("Time: ", $time);
          end
      get_hub_desc(16'h b000); 
// -----------------------------------------------------------------------------
//  set_hub_descriptor this should return a stall handshake.
// -----------------------------------------------------------------------------
//  set_hub_descriptor(test_num => 16#B000#);
// -----------------------------------------------------------------------------
//  Run the set and clear features on each hub class hub feature.
//  Use the get_hub_status to check that they worked.
//  Following is the order of the bytes received from get_hub_status command:
//   (0) Status, Lo <= {rsv, rsv, rsv, rsv,   rsv, rsv, over_curr, local_pwr}
//   (1) Status, Hi <= {rsv, rsv, rsv, rsv,   rsv, rsv, rsv, rsv}
//   (2) Change, Lo <= {rsv, rsv, rsv, rsv,   rsv, rsv, c_over_curr, c_local_pwr}
//   (3) Change, Hi <= {rsv, rsv, rsv, rsv,   rsv, rsv, rsv, rsv}
// -----------------------------------------------------------------------------
//  Get hub status and check change fields
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Hub Class Hub Descriptor Completed.");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Perform set and clear hub features");
          $display("Time: ", $time);
          end
      get_data(8'h a0, 1'b 0, 1'b 0, 1'b 0, 3'b 100, checking_type_no_check, 16'h b010); 
      main_proc_temp_byte = main_proc_hc_rxpkt_data[2];	
//  Set the hub local_power and hub_over_current change bits. Note, this is a
//  diagnostic capability. These bits will normally only be set by hardware
//  and the host clears the bits.
      if (! ( main_proc_temp_byte === 8'b 00000000))
          begin
          $write("failure: ");
          $display("Hub feature miscompare");
          $display("Time: ", $time);
          $stop;
          end
      set_feature(8'h 20, 1'b 0, 1'b 0, 16'h b020); 
      set_feature(8'h 20, 1'b 1, 1'b 0, 16'h b030); //  Get hub status and check change fields
      get_data(8'h a0, 1'b 0, 1'b 0, 1'b 0, 3'b 100, checking_type_no_check, 16'h b040); 
      main_proc_temp_byte = main_proc_hc_rxpkt_data[2];	
//  Clear the hub local_power and hub_over_current change bits.
      if (! ( main_proc_temp_byte === 8'b 00000011))
          begin
          $write("failure: ");
          $display("Hub feature miscompare");
          $display("Time: ", $time);
          $stop;
          end
      clear_feature(8'h 20, 1'b 0, 1'b 0, 16'h b050); 
      clear_feature(8'h 20, 1'b 1, 1'b 0, 16'h b060); //  Get hub status and check change fields
      get_data(8'h a0, 1'b 0, 1'b 0, 1'b 0, 3'b 100, checking_type_no_check, 16'h b070); 
      main_proc_temp_byte = main_proc_hc_rxpkt_data[2];	
// -----------------------------------------------------------------------------
//  Run the set and clear features on each hub class port feature.
//  Use the get_port_status to check that they worked.
//  Following is the order of the bytes received from get_port_status command:
//   (0) Status, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (1) Status, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, low_speed, port_power}
//   (2) Change, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (3) Change, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, rsv, rsv}
// -----------------------------------------------------------------------------
//  Perform a get_bus_state command
//   get_data(rtype => 16#a3#, breq => 2, wval =>0, wind => 1,
//            wlen => 1,  check => no_check, test_num => 16#b000#);
//    temp_byte:= hc_rxpkt_data(0);
//    ASSERT (temp_byte = "00000010")
//    REPORT "Hub port 1 bus state not full speed idle." SEVERITY FAILURE;
// 
// -----------------------------------------------------------------------------
//  Verify the initial status for the port.
// -----------------------------------------------------------------------------
//  Setup the expected port status fields before get_data
      if (! ( main_proc_temp_byte === 8'b 00000000))
          begin
          $write("failure: ");
          $display("Hub feature miscompare");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Starting the port feature test");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Perform set and clear port features");
          $display("Time: ", $time);
          end
      main_proc_hc_pckt_data[0] = 8'h 00;	//  Status, Low Byte
      main_proc_hc_pckt_data[1] = 8'h 00;	//  Status, Hi Byte
      main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
      main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
      if (! ( terse))
          begin
          $write("note: ");
          $display("Performing get_port_status");
          $display("Time: ", $time);
          end
      get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h b080); // -----------------------------------------------------------------------------
//  Run the set and clear features on each hub class port change field. These
//  fields are set by a diagnostic only set_feature command and cleared by a
//  clear feature command. Normally, the change bit fields are only set by
//  hardware.
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Performing set/clear of each port change bit.");
          $display("Time: ", $time);
          end

      for (main_proc_index0 = 0; main_proc_index0 <= 4; main_proc_index0 = main_proc_index0 + 1)
         begin
         case (main_proc_index0)
         1'b 0:
            begin
            main_proc_feature_sel = 5'b 10000;	//  C_Port_connect
            end
         1:
            begin
            main_proc_feature_sel = 5'b 10001;	//  C_Port_enable
            end
         2:
            begin
            main_proc_feature_sel = 5'b 10010;	//  C_Port_suspend
            end
         3:
            begin
            main_proc_feature_sel = 5'b 10011;	//  C_Port_over_current
            end
         4:
            begin
            main_proc_feature_sel = 5'b 10100;	//  C_Port_reset
//  Set the change bit.
            end
         endcase
         main_proc_test_number = 16'h b100 + main_proc_index0 * 12'h 010;	
         set_feature(8'h 23, main_proc_feature_sel, 1'b 1, main_proc_test_number); //  Get port status and check change field
         main_proc_test_number = 16'h b200 + main_proc_index0 * 12'h 010;	
         get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_no_check, main_proc_test_number); 
         main_proc_temp_byte = main_proc_hc_rxpkt_data[2];	
//  Clear the change bit.
         if (! ( main_proc_temp_byte[main_proc_index0] === 1'b 1))
             begin
             $write("failure: ");
             $display("Port feature miscompare");
             $display("Time: ", $time);
             $stop;
             end
         main_proc_test_number = 16'h b300 + main_proc_index0 * 12'h 010;	
         clear_feature(8'h 23, main_proc_feature_sel, 1'b 1, main_proc_test_number); //  Get port status and check change fields
         main_proc_test_number = 16'h b400 + main_proc_index0 * 12'h 010;	
         get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_no_check, main_proc_test_number); 
         main_proc_temp_byte = main_proc_hc_rxpkt_data[2];	
// -----------------------------------------------------------------------------
//  Test the port power set and clear feature
// -----------------------------------------------------------------------------
         if (! ( main_proc_temp_byte === 8'b 00000000))
             begin
             $write("failure: ");
             $display("Port feature miscompare");
             $display("Time: ", $time);
             $stop;
             end
         end
//  for each of the hub class port change bits
      if (! ( terse))
          begin
          $write("note: ");
          $display("Perform port power set and clear feature");
          $display("Time: ", $time);
          end
//  Set the status field.
      set_feature(8'h 23, 4'b 1000, 1'b 1, 16'h b500); //  Get port status and check status field
      get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_no_check, 16'h b510); 
      main_proc_temp_byte = main_proc_hc_rxpkt_data[1];	
//  Clear the status field.
      if (! ( main_proc_temp_byte === 8'b 00000001))
          begin
          $write("failure: ");
          $display("Port feature miscompare");
          $display("Time: ", $time);
          $stop;
          end
      clear_feature(8'h 23, 4'b 1000, 1'b 1, 16'h b400); //  Get port status and check status field
      get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_no_check, 16'h b520); 
      main_proc_temp_byte = main_proc_hc_rxpkt_data[1];	
// -----------------------------------------------------------------------------
//  The other port features are tightly coupled with the working status of the
//  hub so they will be tested in other functional tests. For example, the
//  set_port_feature(suspend) will only be interpreted if the port state machine
//  is in the connected and enabled state.
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//   BEGIN BUS ENUMERATION WITH A HUB.
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
      if (! ( main_proc_temp_byte === 8'b 00000000))
          begin
          $write("failure: ");
          $display("Port feature miscompare");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display(" CHAPTER 11 TEST PASSED ");
          $display("Time: ", $time);
          end
      end
// -----------------------------------------------------------------------------
//  This test excercises all of the host commands for control of the hub. The
//  intention of this test is to make sure that all of the host control commands
//  execute appropriately.  The functional use of these commands is tested in the
//  other hub releated tests.
// ----------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Send a Get Descriptor Device Request
// ------------------------------------------------------------------------------
//  chapter_11_tests_enabled
   if (bus_enumeration_hub_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display("BEGINNING HUB ENUMERATION");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0100;	//  Starting get descriptor send setup token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor from Hub.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0100); 
// ------------------------------------------------------------------------------
//  Send a Set Address Device Request
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0200;	//  Start Set Address Transaction, send a setup
//  token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Address of 0x78 to hub.");
          $display("Time: ", $time);
          end
      set_address(8'h 78, 16'h 0200); //  set address to 0x78
// ------------------------------------------------------------------------------
//  Assign the configuration values to the Hub.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Address Hub Request Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0500;	// Start Set Configuration Transaction, send a setup
//  set the configuration value to 01
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Configuration of 0x01 to hub.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 0500); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Configuration Device Request Completed");
          $display("Time: ", $time);
          end
// -----------------------------------------------------------------------------
//  Get hub descriptor
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Hub Class Hub Descriptor.");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0600;	//  Start enabling downsteam ports
      get_hub_desc(16'h 0600); 
// -----------------------------------------------------------------------------
//  Set Hub port 1 port powered feature.
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Hub Class Hub Descriptor Completed.");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0700;	//  Start enabling downsteam ports
      main_proc_feature_sel = 4'b 1000;	//  Feature Port_Power
      set_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0700); //  Verify that the port power control signal has been asserted.
      if (power_dp[1] === 1'b 0)
         begin
         if (! ( terse))
             begin
             $write("failure: ");
             $display("Port power control error");
             $display("Time: ", $time);
             $stop;
             end
         end
// -----------------------------------------------------------------------------
//  Wait for interrupt notification that connection event has occured.
//  Following is the order of the bytes received from get_port_status command:
//   (0) Status, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (1) Status, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, low_speed, port_power}
//   (2) Change, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (3) Change, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, rsv, rsv}
// -----------------------------------------------------------------------------
      test_progress <= 16'h 0710;	//  Wait for Interrupt indicating connection event
//  on downstream port 1.
//  Perform a connection event on port 1
      connect_dp[1] <= 1'b 1;	
      if (! ( terse))
          begin
          $write("note: ");
          $display("Wait for interrupt notification of conn event");
          $display("Time: ", $time);
          end
      main_proc_change_seen = 0;	//  Initialize Variable

      while ( main_proc_change_seen == 0)
         begin
         main_proc_hand_shake = hand_shake_type_ack_hs;	//  Initialize Variable

         while ( main_proc_hand_shake != hand_shake_type_data_hs & main_proc_hand_shake != hand_shake_type_nak_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 1'b 1); 
            data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_no_check); //  Don't chk data
//  and length
//  Check to see if interrupt endpoint provided data. If so, Acknowledge.
            end
//  hand_shake /= data_hs
         if (main_proc_hand_shake === hand_shake_type_data_hs)
            begin
            handshake_out_packet(ACK_PID, GOOD_ACK); 
//  Check port 1 change bit. If set, read port status and check.
            if ((main_proc_hc_rxpkt_data[0] & 8'b 00000010) === 8'b 00000010)
               begin
               main_proc_hc_pckt_data[0] = 8'h 01;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 01;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0800); //  Clear status change field
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing clear_port_feature(C_PORT_CONNECTION)");
                   $display("Time: ", $time);
                   end
               main_proc_feature_sel = 5'b 10000;	//   Feature C_PORT_CONNECTION
               clear_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0850); //  Check that C_PORT_CONNECTION cleared
//  Setup the expected port status fields before get_data
               main_proc_hc_pckt_data[0] = 8'h 01;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0810); 
               main_proc_change_seen = 1;	
               end
//  Setup the expected port status fields before get_data
            else
               begin
               if (! ( 0))
                   begin
                   $write("failure: ");
                   $display("No Change Status on Port 1");
                   $display("Time: ", $time);
                   $stop;
                   end
               end
            end
         end
//  change seen
//  Loop until connection event seen
      if (! ( terse))
          begin
          $write("note: ");
          $display("Connection event detected");
          $display("Time: ", $time);
          end
// -----------------------------------------------------------------------------
//  Set hub feature port 1 port_reset
// -----------------------------------------------------------------------------
      test_progress <= 16'h 0720;	//  Start enabling downsteam ports
//  Clear status change field
      if (! ( terse))
          begin
          $write("note: ");
          $display("Performing a set_port_feature(RESET)");
          $display("Time: ", $time);
          end
      main_proc_feature_sel = 3'b 100;	//  Port_reset
      set_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0720); //  Verify that resetting port
//  Setup the expected port status fields before get_data
      main_proc_hc_pckt_data[0] = 8'h 11;	//  Status, Low Byte
      main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
      main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
      main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
      if (! ( terse))
          begin
          $write("note: ");
          $display("Performing get_port_status");
          $display("Time: ", $time);
          end
      get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0800); // -----------------------------------------------------------------------------
//  Wait for interrupt notification that reset has ended and port is enabled
// -----------------------------------------------------------------------------
      test_progress <= 16'h 0730;	//  Wait for Interrupt indicating connection event
//  on downstream port 1.
      if (! ( terse))
          begin
          $write("note: ");
          $display("Wait for interrupt notification of reset completion");
          $display("Time: ", $time);
          end
      main_proc_change_seen = 0;	

      while ( main_proc_change_seen == 0)
         begin
         main_proc_hand_shake = hand_shake_type_ack_hs;	//  Initialize Variable

         while ( main_proc_hand_shake != hand_shake_type_data_hs & main_proc_hand_shake != hand_shake_type_nak_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 1'b 1); 
            data_in_packet(DATA1_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_no_check); 
//  Check to see if interrupt endpoint provided data. If so, Acknowledge.
            end
//  hand_shake /= data_hs
         if (main_proc_hand_shake === hand_shake_type_data_hs)
            begin
            handshake_out_packet(ACK_PID, GOOD_ACK); 
//  Check port 1 change bit. If set, read status and check.
            if ((main_proc_hc_rxpkt_data[0] & 8'b 00000010) === 8'b 00000010)
               begin
               main_proc_hc_pckt_data[0] = 8'h 03;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 10;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0800); //  Clear status change field
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing clear_port_feature(C_PORT_RESET)");
                   $display("Time: ", $time);
                   end
               main_proc_feature_sel = 5'b 10100;	//   Feature C_PORT_RESET
               clear_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0850); //  Check that C_PORT_RESET cleared
//  Setup the expected port status fields before get_data
               main_proc_hc_pckt_data[0] = 8'h 03;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0810); 
               main_proc_change_seen = 1;	
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Port Successfully Reset and Enabled");
                   $display("Time: ", $time);
                   end
               end
//  Setup the expected port status fields before get_data
            else
               begin
               if (! ( 0))
                   begin
                   $write("failure: ");
                   $display("No Change Status on Port 1");
                   $display("Time: ", $time);
                   $stop;
                   end
               end
            end
         end
//  change seen
//  Verify that the port speed control signal has been asserted correctly.
//  Loop until event seen
      if (speed_dp[1] === 1'b 0)
         begin
         if (! ( 0))
             begin
             $write("failure: ");
             $display("Port low_speed control signal error");
             $display("Time: ", $time);
             $stop;
             end
         end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Wait 3 ms to allow downstream hub to lock");
          $display("Time: ", $time);
          end
      #( 3000000 ); //  3 ms
// ------------------------------------------------------------------------------
//  Do a Get Descriptor Device Request to verify that the downstream port is
//  functioning correctly.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("3 ms timeout complete");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor for Downstream Device.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0800); 
// -----------------------------------------------------------------------------
//  If the hub global suspend test is not enabled, then perform a disconnect.
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      if (hub_global_suspend === 0)
         begin
         test_progress <= 16'h 0760;	//  Wait for Interrupt indicating disconnect event
//  on downstream port 1.
//  Perform a disconnect event on port 1
         connect_dp[1] <= 1'b 0;	
         if (! ( terse))
             begin
             $write("note: ");
             $display("Wait for interrupt notification of disconnect event");
             $display("Time: ", $time);
             end
         main_proc_change_seen = 0;	//  Initialize Variable

         while ( main_proc_change_seen == 0)
            begin
            main_proc_hand_shake = hand_shake_type_ack_hs;	//  Initialize Variable

            while ( main_proc_hand_shake != hand_shake_type_data_hs & main_proc_hand_shake != hand_shake_type_nak_hs)
               begin
               token_packet(IN_PID, main_proc_device_address, 1'b 1); 
               data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_no_check); //  Don't chk data
//  and length
//  Check to see if interrupt endpoint provided data. If so, Acknowledge.
               end
//  hand_shake /= data_hs
            if (main_proc_hand_shake === hand_shake_type_data_hs)
               begin
               handshake_out_packet(ACK_PID, GOOD_ACK); 
//  Check port 1 change bit. If set, read port status and check.
               if ((main_proc_hc_rxpkt_data[0] & 8'b 00000010) === 8'b 00000010)
                  begin
                  main_proc_hc_pckt_data[0] = 8'h 00;	//  Status, Low Byte
                  main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
                  main_proc_hc_pckt_data[2] = 8'h 01;	//  Change, Low Byte
                  main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
                  if (! ( terse))
                      begin
                      $write("note: ");
                      $display("Performing get_port_status");
                      $display("Time: ", $time);
                      end
                  get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0800); //  Clear status change field
                  if (! ( terse))
                      begin
                      $write("note: ");
                      $display("Performing clear_port_feature(C_PORT_CONNECTION)");
                      $display("Time: ", $time);
                      end
                  main_proc_feature_sel = 5'b 10000;	//   Feature C_PORT_CONNECTION
                  clear_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0850); //  Check that C_PORT_CONNECTION cleared
//  Setup the expected port status fields before get_data
                  main_proc_hc_pckt_data[0] = 8'h 00;	//  Status, Low Byte
                  main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
                  main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
                  main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
                  if (! ( terse))
                      begin
                      $write("note: ");
                      $display("Performing get_port_status");
                      $display("Time: ", $time);
                      end
                  get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0810); 
                  main_proc_change_seen = 1;	
                  end
//  Setup the expected port status fields before get_data
               else
                  begin
                  if (! ( 0))
                      begin
                      $write("failure: ");
                      $display("No Change Status on Port 1");
                      $display("Time: ", $time);
                      $stop;
                      end
                  end
               end
            end
//  change seen
//  Loop until connection event seen
         if (! ( terse))
             begin
             $write("note: ");
             $display("Disconnect event detected");
             $display("Time: ", $time);
             end
         end
//  disconnect since hub global suspend not enabled
      if (! ( 0))
          begin
          $write("note: ");
          $display("END BUS ENUMERATION WITH HUB");
          $display("Time: ", $time);
          end
      end
// ------------------------------------------------------------------------------
//  Send a Get Descriptor Device Request
// ------------------------------------------------------------------------------
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//   BEGIN GLOBAL SUSPEND TEST.
//   Note that this test must be run after the bus_enumeration_hub test
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
   if (hub_global_suspend)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display(" STARTING GLOBAL SUSPEND TEST ");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1700;	//  Start idle on the bus
      if (! ( terse))
          begin
          $write("note: ");
          $display("Suspend the Hub with bus idle for 6 ms");
          $display("Time: ", $time);
          end
      hc_state <= usb_hc_states_hc_suspend;	
      sof_enable <= 0;	//  Stop generating sof's
      #( 6000000 ); //  6 ms
// -----------------------------------
//  Wakeup the Hub with Global resume.
// -----------------------------------
      test_progress <= 16'h 1710;	//  Start resume on the bus
//  Wakeup Hub with Global Resume.
      if (! ( terse))
          begin
          $write("note: ");
          $display("Resume signaling for 2 ms");
          $display("Time: ", $time);
          end
      usb_resume(21'b 111101000010010000000); //  2 ms
//  Re-enable sof generation.
      sof_enable <= 1;	
//  Wait for frame lock if not forced.
      if (wait_for_frame_lock_enable)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Wait 3 ms to allow hub to lock");
             $display("Time: ", $time);
             end
         #( 3000000 ); //  3 ms
// ------------------------------------------------------------------------------
//  Do a Get Descriptor Device Request to verify hub up and running
// ------------------------------------------------------------------------------
         end
//  Wait 3 ms for hub to acquire frame lock
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0800); 
// ---------------------
//  Suspend the Hub.
// ---------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1700;	//  Start idle on the bus
      if (! ( terse))
          begin
          $write("note: ");
          $display("Suspend the Hub with bus idle for 6 ms");
          $display("Time: ", $time);
          end
      hc_state <= usb_hc_states_hc_suspend;	
      sof_enable <= 0;	//  Stop generating sof's
      #( 6000000 ); //  6 ms
// -----------------------------------
//  Wakeup the Hub with Global reset.
// -----------------------------------
      test_progress <= 16'h 1720;	//  Start reset on the bus
//  Wakeup HUB with Reset signaling.
      if (! ( terse))
          begin
          $write("note: ");
          $display("Reset signaling for 3 ms");
          $display("Time: ", $time);
          end
      usb_reset(22'b 1011011100011011000000); //  3 ms
//  Re-enable sof generation.
      sof_enable <= 1;	
//  Wait for frame lock if not forced.
      if (wait_for_frame_lock_enable)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Wait 3 ms to allow hub to lock");
             $display("Time: ", $time);
             end
         #( 3000000 ); //  3 ms
// ------------------------------------------------------------------------------
//  Do a Get Descriptor Device Request to verify hub up and running
// ------------------------------------------------------------------------------
         end
//  Wait 3 ms for hub to acquire frame lock
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0800); 
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//  Enable down stream port 1 so that it may initate a remote wakeup later.
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Send a Set Address Device Request
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1733;	//  Start Set Address Transaction, send a setup
//  token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Address of 0x78 to hub.");
          $display("Time: ", $time);
          end
      set_address(8'h 78, 16'h 0200); //  set address to 0x78
// ------------------------------------------------------------------------------
//  Assign the configuration values to the Hub.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Address Hub Request Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1734;	// Start Set Configuration Transaction, send a setup
//  set the configuration value to 01
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Configuration of 0x01 to hub.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 0500); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Configuration Device Request Completed");
          $display("Time: ", $time);
          end
// -----------------------------------------------------------------------------
//  Set Hub port 1 port powered feature.
// -----------------------------------------------------------------------------
      test_progress <= 16'h 0735;	//  Start enabling downsteam ports
      main_proc_feature_sel = 4'b 1000;	//  Feature Port_Power
      set_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0700); //  Verify that the port power control signal has been asserted.
      if (power_dp[1] === 1'b 0)
         begin
         if (! ( 0))
             begin
             $write("failure: ");
             $display("Port power control error");
             $display("Time: ", $time);
             $stop;
             end
         end
// -----------------------------------------------------------------------------
//  Wait for interrupt notification that connection event has occured.
//  Following is the order of the bytes received from get_port_status command:
//   (0) Status, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (1) Status, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, low_speed, port_power}
//   (2) Change, Lo <= {rsv, rsv, rsv, reset,  over_cur, suspend, enable, conn}
//   (3) Change, Hi <= {rsv, rsv, rsv, rsv,    rsv, rsv, rsv, rsv}
// -----------------------------------------------------------------------------
      test_progress <= 16'h 0736;	//  Wait for Interrupt indicating connection event
//  on downstream port 1.
//  Perform a connection event on port 1
      connect_dp[1] <= 1'b 1;	
      if (! ( terse))
          begin
          $write("note: ");
          $display("Wait for interrupt notification of conn event");
          $display("Time: ", $time);
          end
      main_proc_change_seen = 0;	//  Initialize Variable

      while ( main_proc_change_seen == 0)
         begin
         main_proc_hand_shake = hand_shake_type_ack_hs;	//  Initialize Variable

         while ( main_proc_hand_shake != hand_shake_type_data_hs & main_proc_hand_shake != hand_shake_type_nak_hs)
            begin
            token_packet(IN_PID, main_proc_device_address, 1'b 1); 
            data_in_packet(DATA0_PID, 1'b 0, 1'b 0, main_proc_hand_shake, checking_type_no_check); //  Don't chk data
//  and length
//  Check to see if interrupt endpoint provided data. If so, Acknowledge.
            end
//  hand_shake /= data_hs
         if (main_proc_hand_shake === hand_shake_type_data_hs)
            begin
            handshake_out_packet(ACK_PID, GOOD_ACK); 
//  Check port 1 change bit. If set, read port status and check.
            if ((main_proc_hc_rxpkt_data[0] & 8'b 00000010) === 8'b 00000010)
               begin
               main_proc_hc_pckt_data[0] = 8'h 01;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 01;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0800); //  Clear status change field
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing clear_port_feature(C_PORT_CONNECTION)");
                   $display("Time: ", $time);
                   end
               main_proc_feature_sel = 5'b 10000;	//   Feature C_PORT_CONNECTION
               clear_feature(8'h 23, main_proc_feature_sel, 1'b 1, 16'h 0850); //  Check that C_PORT_CONNECTION cleared
//  Setup the expected port status fields before get_data
               main_proc_hc_pckt_data[0] = 8'h 01;	//  Status, Low Byte
               main_proc_hc_pckt_data[1] = 8'h 01;	//  Status, Hi Byte
               main_proc_hc_pckt_data[2] = 8'h 00;	//  Change, Low Byte
               main_proc_hc_pckt_data[3] = 8'h 00;	//  Change, Hi Byte
               if (! ( terse))
                   begin
                   $write("note: ");
                   $display("Performing get_port_status");
                   $display("Time: ", $time);
                   end
               get_data(8'h a3, 1'b 0, 1'b 0, 1'b 1, 3'b 100, checking_type_check, 16'h 0810); 
               main_proc_change_seen = 1;	
               end
//  Setup the expected port status fields before get_data
            else
               begin
               if (! ( 0))
                   begin
                   $write("failure: ");
                   $display("No Change Status on Port 1");
                   $display("Time: ", $time);
                   $stop;
                   end
               end
            end
         end
//  change seen
//  Loop until connection event seen
      if (! ( terse))
          begin
          $write("note: ");
          $display("Connection event detected");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1737;	//  Start idle on the bus
//  Set feature remote wakeup enable
      if (! ( terse))
          begin
          $write("note: ");
          $display("Attempt a set feature remote wakeup.");
          $display("Time: ", $time);
          end
      set_feature(1'b 0, 1'b 1, 1'b 0, 16'h 1730); // ---------------------
//  Suspend the Hub.
// ---------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Suspend the Hub with bus idle for 6 ms");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 1738;	//  Start idle on the bus
      hc_state <= usb_hc_states_hc_suspend;	
      sof_enable <= 0;	//  Stop generating sof's
      #( 6000000 ); //  6 ms
// -----------------------------------
//  Wakeup the Hub with remote wakeup.
// -----------------------------------
//  Wakeup Hub with Remote wakeup signaling.
      test_progress <= 16'h 1740;	//  Start resume on the bus
      if (! ( terse))
          begin
          $write("note: ");
          $display("Initiate a remote wakeup");
          $display("Time: ", $time);
          end
      rmt_wake_dp[1] <= 1'b 1;	
// *************************************************************
//  needs translation work
   @(posedge(usb_kstate));
//      wait (dplus == 1'b 0 & dminus == 1'b 1); //  Resume signaling detected.
      #( 10 ); //  just so you can see the
//  upstream and downstream
//  propogation.
      rmt_wake_dp[1] <= 1'b 0;	
//  Assert resume signaling downstream
      if (! ( terse))
          begin
          $write("note: ");
          $display("Resume signaling for 2 ms");
          $display("Time: ", $time);
          end
      usb_resume(21'b 111101000010010000000); //  2.0 ms
//  Re-enable sof generation.
      sof_enable <= 1;	
//  Wait for frame lock if not forced.
      if (wait_for_frame_lock_enable)
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Wait 3 ms to allow hub to lock");
             $display("Time: ", $time);
             end
         #( 3000000 ); //  3 ms
// ------------------------------------------------------------------------------
//  Do a Get Descriptor Device Request to verify hub up and running
// ------------------------------------------------------------------------------
         end
//  Wait 3 ms for hub to acquire frame lock
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0800); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0760;	//  Wait for Interrupt indicating disconnect event
//  on downstream port 1.
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
//  Start enumeration of target device
// -----------------------------------------------------------------------------
// -----------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display(" GLOBAL SUSPEND TEST PASSED ");
          $display("Time: ", $time);
          end
      end
// ---------------------
//  Suspend the Hub.
// ---------------------
   if (bus_enumeration_target_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display("Begining target device enumeration");
          $display("Time: ", $time);
          end
      if (bus_enumeration_hub_enabled)
         begin
         main_proc_device_address = 1'b 0;	//  reset the current device address
// ------------------------------------------------------------------------------
//  Send a Get Descriptor Device Request
// ------------------------------------------------------------------------------
         end
      test_progress <= 16'h 0800;	//  Starting get descriptor send setup token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(16'h 0800); 
// ------------------------------------------------------------------------------
//  End Get Descriptor Device Request
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Send a Set Address Device Request
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0900;	//  Start Set Address Transaction, send a setup
//  token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Address of 0x07 to device.");
          $display("Time: ", $time);
          end
      set_address(3'b 111, 16'h 0900); //  set address to 7
// ------------------------------------------------------------------------------
//  End Set Address Device Request
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Read the configuration data of each configuration
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Address Device Request Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0b00;	//  Starting get configuration descriptor, send
//  setup token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Configuration Descriptor.");
          $display("Time: ", $time);
          end
      get_config_desc(16'h 0b00); //  get the configuration descriptor
// ------------------------------------------------------------------------------
//  End Read of the configuration data of each configuration
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
//  Assign the configuration values to the Device.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Configuration Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 16'h 0c00;	//  Start Set Configuration Transaction, send a setup
//  token
//  set the configuration value to 01
      if (! ( terse))
          begin
          $write("note: ");
          $display("Assign Configuration of 0x01 to device.");
          $display("Time: ", $time);
          end
      set_value(4'b 1001, 8'h 01, 1'b 0, 16'h 0c00); 
      if (! ( terse))
          begin
          $write("note: ");
          $display("Set Configuration Device Request Completed");
          $display("Time: ", $time);
          end
// ------------------------------------------------------------------------------
//  End of the configuration value assignments to the Device.
// ------------------------------------------------------------------------------
      if (! ( 0))
          begin
          $write("note: ");
          $display("Bus Enumeration Completed.");
          $display("Time: ", $time);
          end
      end
//  if we just enumerated the hub then reset the current device address to 0
//  for the target.
//  bus enumeration enabled
// -----------------------------------------------------------------------------
//  Send one out transaction to a low speed device thru a hub.
// -----------------------------------------------------------------------------
   if (low_speed_thru_hub_enabled)
      begin
      if (! ( terse))
          begin
          $write("note: ");
          $display("Starting sending low speed packet through hub");
          $display("Time: ", $time);
          end
      main_proc_seed = 1'b 0;	
      build_hc_packet(4'b 1000, 1'b 0, data_patterns_INC, main_proc_seed); //   send out the PRE PID using full speed signalling
      clock_low_speed <= 0;	
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      main_proc_eop_time = usb_bit_time * 2;	
      handshake_out_packet(PRE_PID, GOOD_ACK); 
//  set the clocks to low speed
      clock_low_speed <= 1;	
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      main_proc_eop_time = usb_bit_time * 2;	
//  send the low speed token packet
      token_packet(OUT_PID, main_proc_device_address, 1'b 0); 
//  set the clocks to full speed
      clock_low_speed <= 0;	
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      main_proc_eop_time = usb_bit_time * 2;	
//  Send the PRE PID
      handshake_out_packet(PRE_PID, GOOD_ACK); 
//  set the clocks to low speed
      clock_low_speed <= 1;	
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      main_proc_eop_time = usb_bit_time * 2;	
//  send a low speed data packet.
      data_out_packet(DATA0_PID, 4'b 1000, 1'b 0); 
//  restore the clocks to full speed.
      clock_low_speed <= 0;	
      @ ( posedge usb_clk ); //  Wait for two clocks
      @ ( posedge usb_clk ); 
      main_proc_eop_time = usb_bit_time * 2;	
// ------------------------------------------------------------------------------
//  Start the quick check test code.
// ------------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("low speed token and packet sent (not self checking).");
          $display("Time: ", $time);
          end
      end
//  make an incrementing packet in hc pkt data
//  low_speed_thru_hub_enabled
   if (quick_check_enabled)
      begin
      if (! ( 0))
          begin
          $write("note: ");
          $display(" START QUICK USB COMPLIANCE CHECK ");
          $display("Time: ", $time);
          end
      if (0)
         begin
         test_progress <= 16'h ffff;	//  never executed
// **************************************************ZZZZZZ
// **************************************************ZZZZZZ
//  false - end of skipped section ZZZZZZ
//  move these lines to skip over  ZZZZZZ
//  tests that you don't want to   ZZZZZZ
//  run right now.                 ZZZZZZ
// **************************************************ZZZZZZ
         end
//  used to skip a section of code
      else
         begin
         test_progress <= 20'h 05000;	//  Start Peripheral Quick Check
// * This test works
         if (! ( terse))
             begin
             $write("note: ");
             $display("Starting Peripheral Silcon quick check.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Perform the Bus Time Out (BTO) tests.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Performing TRD4,TRD5,TRD6,TRD7 tests:");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("turnaround min,turnaround max,bto min,bto max");
             $display("Time: ", $time);
             end
         bto_test(20'h 05000); 
         test_progress <= 20'h 05010;	//  Reset Test
// * This test works, but takes about 3ms to complete
//   reset_test;
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try the reset test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Skip the reset test because it takes 3 ms.");
             $display("Time: ", $time);
             end
         test_progress <= 20'h 05020;	//  Resume Test
// * Not debugged.
//   resume_test;
         if (! ( terse))
             begin
             $write("note: ");
             $display("Skip the resume test because it takes 29 ms.");
             $display("Time: ", $time);
             end
         test_progress <= 20'h 05030;	//  CRC Bitstuff test with skew
// * This test works with the current tranceiver model.
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try the crc bitstuff test with skew.");
             $display("Time: ", $time);
             end
         main_proc_differential_skew = 5'b 10000;	
         crc_bitstuff_test; //  sends and recieves a full speed
         main_proc_differential_skew = 1'b 0;	
         test_progress <= 20'h 05040;	//  TX PID test
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try the tx_pid test.");
             $display("Time: ", $time);
             end
         tx_pid_test(20'h 05040); //  force the target to return all
//  possible PID's for checking.
         test_progress <= 20'h 05050;	//  Min / Max EOP time
// * These tests work!
         if (! ( terse))
             begin
             $write("note: ");
             $display("Test the min and max EOP length bounds.");
             $display("Time: ", $time);
             end
         #( 500000 ); //  wait for software to recover
         main_proc_eop_time = usb_bit_time;	
         get_device_desc(20'h 05050); 
//  Set eop_time to USB 1.1 max EOP times
         if (lsdev === 1)
            begin
            main_proc_eop_time = 11'b 11011100000;	//  Peripheral Silcon test LS11
            end
         else
            begin
            main_proc_eop_time = 8'b 11111010;	//  Peripheral Silcon test FS13
            end
         get_device_desc(20'h 05058); 
         main_proc_eop_time = usb_bit_time * 2;	
         test_progress <= 20'h 05060;	//  Iso echo test
// * This test works
//  If FS device use data length of 64 bytes, else use 8 bytes
         if (! ( terse))
             begin
             $write("note: ");
             $display("Running a simple ISO echo test.");
             $display("Time: ", $time);
             end
         if (lsdev === 0)
            begin
            iso_echo_test(2'b 10, 7'b 1000000, data_patterns_INC, 1'b 0, 1'b 0, 0); 
            end
         else
            begin
            iso_echo_test(2'b 10, 4'b 1000, data_patterns_INC, 1'b 0, 1'b 0, 0); 
            end
         test_progress <= 20'h 05070;	//  Min Max packet size test
// * This test works
         if (! ( terse))
             begin
             $write("note: ");
             $display("Test the min and max packet length bounds.");
             $display("Time: ", $time);
             end
         min_max_data_test(20'h 05070); 
// * These tests work!
         test_progress <= 20'h 050a0;	//  crc bitstuff with truncated sync
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try crc bitstuff test with Truncated Sync.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST2  - Truncated Sync is accepted.");
             $display("Time: ", $time);
             end
         main_proc_force_truncate_sync = 1'b 1;	//  skip part of the first
//  sync bit
         main_proc_sync_delay_time = 6'b 101001;	
         crc_bitstuff_test; 
         main_proc_sync_delay_time = 1'b 1;	
         main_proc_force_truncate_sync = 1'b 0;	
// * These tests work!
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT1  - Truncated Sync is recognized as valid.");
             $display("Time: ", $time);
             end
         test_progress <= 20'h 050a9;	
         main_proc_force_truncate_sync = 2'b 10;	//  skip the first 2 sync bits
         crc_bitstuff_test; 
         main_proc_force_truncate_sync = 1'b 0;	
         test_progress <= 20'h 050b0;	//  single ended signalling test
// * These tests work!
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try single ended signalling test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST3  - Differencial input ignored when Single Ended.");
             $display("Time: ", $time);
             end
         single_ended_test; 
         @ ( posedge usb_clk ); 
         @ ( posedge usb_clk ); 
// ------------------------------------------------------------------------------
         test_progress <= 20'h 050d0;	//  PLL test test
// ---------------------------------------------------------------------------
//  To test the phase lock loop we will run at clock slow clock fast , and we
//  will do a maximum phase invertion between interation of the crc test.
// ---------------------------------------------------------------------------
// * These tests work!
         if (! ( terse))
             begin
             $write("note: ");
             $display("Perform the PLL test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST5  - Target adjusts to incoming frequency and phase.");
             $display("Time: ", $time);
             end
         pll_test(20'h 050d0); 
         test_progress <= 20'h 050e0;	//  bitstuff error reject test
// * These tests work!
         if (! ( terse))
             begin
             $write("note: ");
             $display("Perform the bitstuff error reject test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST6  - A packet with a bitstuff error is rejected.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST7  - A non-packet with a bitstuff error is rejected.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST8  - A bitstuff error on the last bit causes rejection.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing BST9  - Bit stuffing is done even on the last bit of a packet.");
             $display("Time: ", $time);
             end
         bit_stuff_reject_test(20'h 050e0); 
         test_progress <= 20'h 050f0;	//  field error reject test
         if (! ( terse))
             begin
             $write("note: ");
             $display("Try the field error reject test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT2  - Packets with undefined PIDs are ignored.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT3  - Packets with errors the PID are ignored.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT4  - Packets with crc5  errors are ignored.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT5  - data packets with crc errors are ignored.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing FLT6  - Packets with short EOP SE0 pulses are ignored.");
             $display("Time: ", $time);
             end
         field_error_reject_test; 
         test_progress <= 20'h 05100;	//  Wrong address / endpoint reject test
// * Working
         if (! ( terse))
             begin
             $write("note: ");
             $display("Address and endpoint  reject test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $write("Testing PKT1 - non-matching addresses are ignored");
             $display();
             $write("Testing PKT2 - non-matching endpoint numbers are ignored");
             $display();
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("Testing PKT2 - non-matching endpoint numbers are ignored");
             $display("Time: ", $time);
             end
         addr_endpt_reject_test(20'h 050f0); 
         test_progress <= 20'h 05130;	//  token restart test
// * working
         if (! ( terse))
             begin
             $write("note: ");
             $display("token restart test.");
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $write("Testing TRT2 - receipt of a token starts a new transaction and ");
             $display();
             $write("               ends a pending one.");
             $display();
             $display("Time: ", $time);
             end
         if (! ( terse))
             begin
             $write("note: ");
             $display("               ends a pending one.");
             $display("Time: ", $time);
             end
         token_restart_test(20'h 24020); 
         if (! ( 0))
             begin
             $write("note: ");
             $display(" QUICK USB COMPLIANCE CHECK ");
             $display("Time: ", $time);
             end
         end
//  false (skip range)
      end
// **************************************************
// Skip until the else clause of this if  search for ZZZZZZ-
// **************************************************
//  quick_check_enabled
// ------------------------------------------------------------------------------
//  Start Checklist test code.
// ------------------------------------------------------------------------------
   if (checklist_enabled)
      begin
      test_progress <= 20'h 10000;	//  Start Peripheral Silicon Check
//  list.
// ---------------------------------------------------------------------------
// 
// ---------------------------------------------------------------------------
// ---------------------------------------------------------------------------
// 
// ---------------------------------------------------------------------------
//  Bitstream
//     BSD1 Is >=2500 ns of NIB 0 anywhere in a bitstream recognized on
//          the root port of a device as a USB RESET? 7.1.4.3
      if (! ( 0))
          begin
          $write("note: ");
          $display(" STARTING PERIPHERAL SILICON USB COMPLIANCE CHECKLIST ");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Starting Bit Steam tests.");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 11010;	//     BSD1
//  This item is not completely testable.  However, we will initiate a couple
//  of packets and then reset in the middle of them.  The coverage provided
//  will be poor.
//     BSD2 Is >=2500 ns of NIB 0 anywhere in a bitstream recognized by the
//          host or the downstream port of a hub as a disconnect event?
//          7.1.4.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD1 - Reset Test.");
          $display("Time: ", $time);
          end
      reset_test; 
      test_progress <= 20'h 11020;	//    BSD2
//     BSD3 Is >=2500 ns of NIB J recognized by the host or a downstream
//          port of a hub as a connect event? 7.1.4.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        BSD2 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 11030;	//    BSD3
//     BSD4 Is >=20 ms of NIB K followed by an EOP recognized as an end of
//          resume event by a target? 11.5.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        BSD3 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 11040;	//    BSD4
//     BSD5 Does any transition from the J state on the root port of a
//          suspended device wakeup the device? 7.1.4.5
      test_progress <= 20'h 11050;	//    BSD5
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD4 and BSD5 - Resume Test");
          $display("Time: ", $time);
          end
      resume_test(20'h 11050); 
//     BSD6 Is the possibility of a NIB 1 <1 bit time during bus
//          transitions accounted for? 7.1.13
      test_progress <= 20'h 11060;	//    BSD6
//     BSD7 Is the sense of signaling on a link either full-speed or
//          low-speed but not both? 11.2.5
      test_progress <= 20'h 11070;	//    BSD7
//     BSD8 Does the sense of signaling on a link correspond to speed of
//          link? 7.1.4
      test_progress <= 20'h 11080;	//    BSD8
//     BSD9 Is the bitstream on the bus nrzi encoded? 7.1.5
      test_progress <= 20'h 11090;	//    BSD9
//     BSD10 Does the bitstream on the bus implement bit stuffing prior to
//          transmission? 7.1.6
      test_progress <= 20'h 11100;	//    BSD10
//     BSD11 Does the CRC bitstream on the bus implement bit stuffing?
//          8.3.5
      test_progress <= 20'h 11110;	//    BSD11
//     BSD12 Is bit stuffing implemented even if a stuffed bit is required
//          after the last bit of the packet? 8.3.5
      test_progress <= 20'h 11120;	//    BSD12
//     BSD13 Is bit stuffing done after the CRC computation on the
//          transmitted bit stream? 8.3.5
      test_progress <= 20'h 11130;	//    BSD13
//     BSD14 Is nrzi encoding done after the bit stuffing on the
//          transmitted bit stream? 7.1.6
      test_progress <= 20'h 11140;	//    BSD14
//     BSD15 Is nrzi->nrz decoding done before bit unstuffing? 7.1.6
      test_progress <= 20'h 11150;	//    BSD15
//     BSD16 Is bit unstuffing done before the bitstream is parsed? 7.1.6
      test_progress <= 20'h 11160;	//    BSD16
//   the skew between the differencial signals is not well specified in the
//  USB specification.  A worst case skew specification of 16 ns can be derived
//  from the rise and fall time specification.
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD6  - signal skew NIB 1");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD7  - full speed signalling");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD8  - signal sense match speed");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD9  - nrzi encoding");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD10 - bit stuffing");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD11 - bit stuffing in CRC");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD12 - bit stuffing on last bit of packet");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD13 - bit stuffing in crc");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD14 - nrzi encoding");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD15 - nrz decoding");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BSD16 - bit unstuffing 1");
          $display("Time: ", $time);
          end
      main_proc_differential_skew = 5'b 10000;	
//  refference packet that tests crc,
//  bit stuffing, nrz encoding and
//  default line states.
      crc_bitstuff_test; //  sends and recieves a full speed
      main_proc_differential_skew = 1'b 0;	
//  perform get_device_desc to set device_max_pkt to value expected by
//  software.
      test_progress <= 16'h 0100;	//  Starting get descriptor send setup token
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor.");
          $display("Time: ", $time);
          end
      get_device_desc(20'h 11170); 
//     Field
//     A field  can be
//     sync  		- 8 bit field with NZB  value 00000001
//     PID     		- listed in Table 8-1 of spec
//     address		- 7 bit field
//     endpoint		- 4 bit field
//     frame number	- 11 bit field
//     token CRC	- 5 bit field
//     data		- 0 to 1023 byte field
//     data CRC	- 16 bit field
//     EOP		- 3 bit field with NIB value 00J
//     Name Test description Spec sec Status
//     FLD1 Is the sync field as measured on the bus wires correct i.e NIB
//          KJKJKJKK? 8.2
// ---------------------------------------------------------------------------
//  This is checked on every receive packet
// ---------------------------------------------------------------------------
      if (! ( terse))
          begin
          $write("note: ");
          $display("Get Device Descriptor Completed");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12010;	//    FLD1
//     FLD2 Is the packet type in the PID one of those listed in Table 8-1
//          8.3.1
      test_progress <= 20'h 12020;	//    FLD2
//     FLD3 Is the PID check the one's complement of the packet type
//          field 8.3.1
// ---------------------------------------------------------------------------
//  This is checked on every receive packet
// ---------------------------------------------------------------------------
      test_progress <= 20'h 12030;	//    FLD3
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD1  - Sync field check");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD2  - PID valid check");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD3  - PID check field check");
          $display("Time: ", $time);
          end
      tx_pid_test(20'h 12030); //  force the target to return all
//  possible PID's for checking.
//     FLD4 Is the token CRC generated with the polynomial NZB 00101 on
//          address-endpoint/frame number fields 8.3.5.1
      test_progress <= 20'h 12040;	//    FLD4
//     FLD5 Does the CRC computation on a token/SOF bitstream leave a
//          residual of NZB 01100 at the EOP 8.3.5.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD4 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12050;	//    FLD5
//     FLD6 Is the data CRC generated with the polynomial
//          NZB1000000000000101 on the data field 8.3.5.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD5 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12060;	//    FLD6
//     FLD7 Does the CRC computation on a data packet bitstream leave a
//          residual of NZB 1000000000001101 at the EOP 8.3.5.2
      test_progress <= 20'h 12070;	//    FLD7
//     FLD8 Is the 7-bit address field sent out LSB first on the bus
//          8.3.2.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD6  - CRC-16 polinomial check");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD7  - CRC-16 remainder check");
          $display("Time: ", $time);
          end
      crc_bitstuff_test; 
      test_progress <= 20'h 12080;	//    FLD8
//     FLD9 Is the 4-bit endpoint field sent out LSB first on the bus
//          8.3.2.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD8 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12090;	//    FLD9
//     FLD10 Is the 11-bit frame number field sent out LSB first on the
//          bus 8.3.3
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD9 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12100;	//    FLD10
//     FLD11 Is each data byte in the data field sent out LSB first 8.3.4
//  to test this we will do a get device descriptor request which has a known
//  data response.
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD10 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12110;	//    FLD11
//     FLD12 Is the CRC shift register contents inverted to form the CRC
//          field 8.3.5
//  this is tested on every in data packet.
      test_progress <= 20'h 12120;	//    FLD12
//     FLD13 Is the CRC field sent out MSB first 8.3.5
//  this is tested on every in data packet
      test_progress <= 20'h 12130;	//    FLD13
//     FLD14 Is the EOP correctly consituted i.e NIB 00J 7.1.11.2
//  this is tested on every in data packet or handshake packet.
      test_progress <= 20'h 12140;	//    FLD14
//     FLD15 Does a full-speed receiver (on a non-hub device) recognize
//          82ns to 2500 ns of NIB 0 followed by a J transition as a
//          valid EOP 7.1.12
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD11 - Data bit ordering");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD12 - CRC-16 inverted before transmission");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD13 - CRC-16 bit ordering");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD14 - EOP check");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLD15 - CRC-16 remainder check");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12150;	//     FLD15
      main_proc_eop_time = usb_bit_time;	
      get_device_desc(20'h 12150); 
// 
//  Maximum length of EOP is < 415 ns (full speed)
//     (comment excerpt from usb_sie.vhd)
//     -- We only want to wait for the EOP for a short
//     -- period of time, if we do not get it return to IDLE
//   eop_time := 2000 ns;
//  Set eop_time to USB 1.1 max EOP times
      if (lsdev === 1)
         begin
         main_proc_eop_time = 11'b 11011100000;	//  Peripheral Silcon test LS11
         end
      else
         begin
         main_proc_eop_time = 9'b 110010000;	//  Peripheral Silcon test FS13
         end
      get_device_desc(20'h 12155); 
      main_proc_eop_time = usb_bit_time * 2;	
//     FLD16 Does a low-speed receiver (on a non-hub device) recognize 670
//          ns to 2500 ns of NIB 0 followed by a J transition as a valid
//          EOP 7.1.12
      test_progress <= 20'h 12160;	//    FLD16
//     FLD17 Does a low speed device recognize low-speed keepalive strobes
//          11.2.5.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD16 - low speed  only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12170;	//    FLD17
//     FLD18 Does a low speed device support one control endpoint and at
//          most two other endpoint numbers 8.3.2.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD17 - low speed  only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12180;	//    FLD18
//     FLD19 Are the endpoints on a low speed device either control or
//          interrupt type 8.3.2.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD18 - low speed  only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 12190;	//    FLD19
//     Packet
//     A packet is made up of fields which are formatted as described in
//     sec. 8.4 of spec and can be one of the following:
//     PRE		-  sync pid
//     SOF		-  sync pid timestamp tokenCRC eop
//     Token		-  sync pid addr endpt tokenCRC eop
//     data		-  sync pid data.......... data  dataCRC eop
//     handshake	-  sync pid eop
//     PKD1 Is the PRE packet 16 bits long 8.6.5
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLD19 - low speed  only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13010;	//    PKD1
//     PKD2 Is the PRE packet constituted as sync followed by PID 8.6.5
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD1 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13020;	//    PKD2
//     PKD3 Is the Token packet 32 bits + EOP 8.4.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD2 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13030;	//    PKD3
//     PKD4 Is the token constituted as sync followed by PID followed by
//          address followed by endpoint followed by token CRC followed
//          by EOP 8.4.1
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD3 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13040;	//    PKD4
//     PKD5 Is the SOF packet 32 bits + EOP 8.4.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD4 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13050;	//    PKD5
//     PKD6 Is the SOF constituted as sync followed by PID followed by
//          frame number followed by token CRC followed by EOP 8.4.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD5 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13060;	//    PKD6
//     PKD7 Is the handshake packet 16 bits + EOP 8.4.4
//  the length of the handshake packet is checked on every handshake received.
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD6 - host only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13070;	//    PKD7
//     PKD8 Is the handshake constituted as sync followed by PID followed
//          by EOP 8.4.4
//  the sync, PID and eop are checked on every handshake received.
      test_progress <= 20'h 13080;	//    PKD8
//     PKD9 Is the data packet an integral number of bytes ( 4 to 1027) +
//          EOP 8.4.3
//  data packet lenght is checked on each packet recieved.
      test_progress <= 20'h 13090;	//    PKD9
//     PKD10 Is the data packet constituted as sync followed by PID
//          followed by 0 to 1023 bytes of data followed by data CRC
//          followed by EOP 8.4.3
//  data packet sync, data block, CRC and eop are checked on all data packets.
//  A minuimum size (zero length) and a maximum size data packet will be sent
//  and received inorder to verify the operations at the boundary conditions.
      test_progress <= 20'h 13100;	//    PKD10
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing PKD7  - handshake length");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing PKD8  - handshake components");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing PKD9  - data packet length");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing PKD10 - data packet components");
          $display("Time: ", $time);
          end
      min_max_data_test(20'h 13100); 
//     PKD11 Is the data payload of a low speed packet limited to 8 bytes
//          8.6.5
      if (! ( 0))
          begin
          $write("note: ");
          $display("        PKD11 - low speed only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 13110;	//    PKD10
//     Transaction
//     Transactions are sets of packets used for unidirectional data
//          transfer and can be one of the following: (host phase in
//          italics; device phase in regular font)
//     SOF
//     setup data  ack
//     out data  ack/nak/stall
//     out data0
//     in data  ack
//     in  data0/nak/stall
//     pre  setup  pre data ack
//     pre  out  pre data  ack/nak/stall
//     pre in  data  pre ack
//     pre  in nak/stall
//  For tests TRD1 and TRD2, low speed mode needs a minimum interval of
//  approximately 530 us between 'set_address'es.  full speed mode needs
//  no such interval.
      if (lsdev === 1)
         begin
         main_proc_between_set_address_interval = 20'b 10000001011001010000;	//  530 us;
         end
      else
         begin
         main_proc_between_set_address_interval = 1'b 0;	
//     TRD1 Does the device implement default address of 0 on device reset
//          8.3.2.1
         end
      test_progress <= 20'h 14010;	//    TRD1 set address
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD1  - address after reset");
          $display("Time: ", $time);
          end
      set_address(8'h 7f, 20'h 14010); //  set the address to 7f
      test_progress <= 20'h 14015;	//     TRD1 reset
      usb_reset(15'b 101001000001000); //  send a usb reset (sets
//  device_address to 0x00)
      #( 1000000 ); //  give software time to fire up
      test_progress <= 20'h 1401a;	//     TRD1 check address
      set_address(8'h 7f, 20'h 14016); //  set the address back to 7f using
      #( main_proc_between_set_address_interval ); 
//  the device address of 00 to reach
//  the target.
//     TRD2 Does the device implement a bidirectional control endpoint 0
//          for every address 8.3.2.2
      test_progress <= 20'h 14020;	//    TRD2 endpoint 0 for each address
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD2  - endpoint zero for each address");
          $display("Time: ", $time);
          end

      for (temp_address = 0; temp_address <= 8'h 7f; temp_address = temp_address + 1)
         begin
         set_address(temp_address, 20'h 14020); 
         #( main_proc_between_set_address_interval ); 
         end
//  temp_address in 0 to 7f
      set_address(1'b 0, 20'h 14026); //  one more time to check 7f
      #( main_proc_between_set_address_interval ); 
//     TRD3 Does the generated packet fit the phase of the transaction as
//          listed above 8.5,8.6.5
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD3  - transaction phase");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 14030;	//    TRD3 Transaction Phase
//  test the sequences that are applicable to a target.
// 
//     setup data  ack
      test_progress <= 20'h 14030;	//    TRD3 setup / data /ack
      set_address(3'b 111, 20'h 14030); //  setup / data /ack
//     out data  ack/nak/stall
      test_progress <= 20'h 14036;	//    TRD3 out / data / ack nak stall
//     out data0
//     in data  ack
      crc_bitstuff_test; 
      test_progress <= 20'h 14037;	//    TRD3 out / data  and in / data
//  If FS device use data length of 64 bytes, else use 8 bytes
      if (lsdev === 0)
         begin
         iso_echo_test(2'b 10, 7'b 1000000, data_patterns_INC, 1'b 0, 1'b 0, 0); 
         end
      else
         begin
         iso_echo_test(2'b 10, 4'b 1000, data_patterns_INC, 1'b 0, 1'b 0, 0); 
         end
//     in  data0/nak/stall
      test_progress <= 20'h 14038;	//    TRD3 out / data / ack nak stall
//     TRD4 Is the turnaround time of a packet-sourcing agent greater than
//          2 bit times 7.1.15
      crc_bitstuff_test; 
      test_progress <= 20'h 14040;	//    TRD4
//     TRD5 Is the turnaround time of a packet-sourcing agent less than
//          6.5 (7.5 with integrated cable) bit times 7.1.15
      test_progress <= 20'h 14050;	//    TRD5
//     TRD6 Is the timeout period at an agent awaiting response greater
//          than 16 bit times 7.1.16
      test_progress <= 20'h 14060;	//    TRD6
//     TRD7 Is the timeout period at an agent awaiting response less than
//          18 bit times 7.1.16
      test_progress <= 20'h 14070;	//    TRD7
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD4  - turnaround min");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD5  - turnaround max");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD6  - bto min");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD7  - bto max");
          $display("Time: ", $time);
          end
      bto_test(20'h 14070); 
//     TRD8 Is an unsuccessful (NAK or timeout in non-token phase)
//          transaction retried 8.6.2-4
      test_progress <= 20'h 14080;	//    TRD8
//     TRD9 Does the retried transaction use the same data PID as the
//          original transaction 8.6.2-4
      test_progress <= 20'h 14090;	//    TRD9
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD8  - transaction retry");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD9  - data toggle");
          $display("Time: ", $time);
          end
      data_toggle_test(20'h 14090); 
//     TRD10 Do interrupt endpoints used in rate feedback mode toggle the
//          sequence bit without regard to presence or type of
//          handshake 8.5.3
      test_progress <= 20'h 14100;	//    TRD10
//     TRD11 Do handshakes conform to order of precedence detailed in
//          tables of sec. 8.4.5 8.4.5
      if (! ( terse))
          begin
          $write("note: ");
          $display("???? TRD10  - interrupt rate feedback data toggle");
          $display("Time: ", $time);
          end
      if (! ( terse))
          begin
          $write("note: ");
          $display("don't know how to set up rate feedback mode. *** NOT TESTED ***");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 14110;	//    TRD11
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD11  - handshake precedence");
          $display("Time: ", $time);
          end
      handshake_precedence_test(20'h 14110); 
//     TRD12 Are low speed transactions limited to those needed to support
//          interrupt and control endpoints 8.6.5
      test_progress <= 20'h 14120;	//    TRD12
//     TRD13 Does an ISO endpoint synthesize frame markers to replace SOFs
//          which may be lost due to bus error 5.10.6
      if (! ( 0))
          begin
          $write("note: ");
          $display("        TRD12 - low speed only not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 14130;	//    TRD13
//     TRD14 Does an ISO pipe handle holes/bubbles in pipe which may arise
//          during suspend-resume operation
      if (! ( 0))
          begin
          $write("note: ");
          $display("        TRD13 - SOF synthesis - application specific not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 14140;	//    TRD14
//     Transfer
//     Transfers are data structures used by bidirectional (control
//          endpoints).  The transfer is made up of stages which are
//          sets of unidirectional transactions. They can be one of:
//     setup0	out1  out0  out1  ...   out0/1	in1
//     setup0	in1     in0    in1   ...    in0/1  	out1
//     setup0	in1
//     Transactions in italics constitute the data stage ; there may or
//          may not be a data stage between the setup stage and status
//          stage.  Suffix of 0 or 1 indicates the data PID used in the
//          transaction
//     TFD1 Does the setup stage use a data0 PID 8.5.2
      if (! ( 0))
          begin
          $write("note: ");
          $display("        TRD14 - ISO hole/bubble handling - application specific not applicable");
          $display("Time: ", $time);
          end
      test_progress <= 20'h 15010;	//    TFD1
//     TFD2 Does the status stage use a data1 PID 8.5.2
      test_progress <= 20'h 15020;	//    TFD2
//     TFD3 Does the data stage always start with a data1 PID 8.5.2
      test_progress <= 20'h 15030;	//    TFD3
//     TFD4 Are all the transactions of the data stage in the same
//          direction 8.5.2
      test_progress <= 20'h 15040;	//    TFD4
//     TFD5 Is there a change of direction when entering the status change
//          8.5.2
      test_progress <= 20'h 15050;	//    TFD5
//     TFD6 Is the data packet used in the status stage 0 bytes in length
//          8.5.2
// ---------------------------------------------------------------------------
//  All of these items are verified by sending and checking a get device
//  descriptor and a set address descriptor transactons.
// ---------------------------------------------------------------------------
      test_progress <= 20'h 15060;	//    TFD6
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TFD1  - Setup stage uses DATA0 PID");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TFD2  - Status stage uses DATA1 PID");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TFD3  - Data Stage starts with DATA1 PID");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TFD4  - All data stage packets are in same direction");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TFD5  - Change of direction entering status stage");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing TRD6  - Status stage data packet is 0 length");
          $display("Time: ", $time);
          end
      get_device_desc(20'h 15060); 
      set_address(8'h 1a, 20'h 15068); 
      #( main_proc_between_set_address_interval ); 
//     Test for robustness Section:
      test_progress <= 20'h 20000;	//    Robustness Tests
//     Bitstream
//     A compliant bitstream is a set of bits from J,K,0 (nrzi) or
//          0,1,X(nrz)
      test_progress <= 20'h 21000;	//    Bitstream Robustness Tests
//     Name Test description N/A Status
//     BST1 Is a single ended NIB 1 of >= 1 bit time ignored by the target
      test_progress <= 20'h 21010;	//    BST1
// ---------------------------------------------------------------------------
//  Set the USB line state to NIB 1 for 200 ns then run the crc bit stuff
//  test.
// ---------------------------------------------------------------------------
//  tx_manu - HC is offline while the signals are manipulated manually
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST1  - Single Ended 1 is ignored.");
          $display("Time: ", $time);
          end
      hc_state <= usb_hc_states_tx_manu;	
      VHDL2V_dplus <= 1'b 1;	
      VHDL2V_dminus <= 1'b 1;	
      #( 200 ); 
      j_state; 
      crc_bitstuff_test; 
      test_progress <= 20'h 21011;	
//  after test return to J state
      hc_state <= usb_hc_states_hc_idle;	
//     BST2 Does an agent ignore a truncated (upto 50%) first bit of the
//          sync field without impacting the rest of the bitstream
      j_state; 
      test_progress <= 20'h 21020;	//    BST2
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST2  - Truncated Sync is accepted.");
          $display("Time: ", $time);
          end
      main_proc_force_truncate_sync = 1'b 1;	//  skip the first sync bit
      crc_bitstuff_test; 
      main_proc_force_truncate_sync = 1'b 0;	
//     BST3 Is the state of the differential receiver ignored during
//          single ended signal state
// ---------------------------------------------------------------------------
//  This is tested anytime there is a single ended signal on the usb bus.  The
//  Philips usbp11 model inserts an X on rcv whenever the USB signals go
//  single ended.
//  This test will send an out token normally, followed by a data packet sent
//  using single ended signalling.  If this packet is ignored a BTO will be
//  detected by the target.
// ---------------------------------------------------------------------------
      test_progress <= 20'h 21030;	//    BST3
//     BST5 Does the target adjust to the difference in frequency and
//          phase between incoming clock and its internal clock
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST3  - Differencial input ignored when Single Ended.");
          $display("Time: ", $time);
          end
      single_ended_test; 
      test_progress <= 20'h 21050;	//    BST5
// ---------------------------------------------------------------------------
//  To test the phase lock loop we will run at clock slow clock fast , and we
//  will do a maximum phase invertion between interation of the crc test.
// ---------------------------------------------------------------------------
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST5  - Target adjusts to incoming frequency and phase.");
          $display("Time: ", $time);
          end
      pll_test(20'h 21050); 
//     BST6 Is a packet with a bit-stuff error rejected by the target
      test_progress <= 20'h 21060;	//    BST6
//     BST7 Is a bitstream (which is not part of a packet) with bit stuff
//          error ignored by the target
      test_progress <= 20'h 21070;	//    BST7
//     BST8 Does the target reject packets with bit stuff error at the
//          last bit of the packet
      test_progress <= 20'h 21080;	//    BST8
//     BST9 Is bit stuffing implemented even if stuffed bit is after the
//          last bit of the packet
      test_progress <= 20'h 21090;	//    BST9
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST6  - A packet with a bitstuff error is rejected.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST7  - A non-packet with a bitstuff error is rejected.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST8  - A bitstuff error on the last bit causes rejection.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST9  - Bit stuffing is done even on the last bit of a packet.");
          $display("Time: ", $time);
          end
      bit_stuff_reject_test(20'h 21090); 
//     BST10 Can the device handle more than one USB RESET with no
//          intervening packets correctly
      test_progress <= 20'h 21100;	//    BST10
// ---------------------------------------------------------------------------
//  Clear all the error bits in the Diagnostic register of the target device.
// ---------------------------------------------------------------------------
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing BST10 - Are back to back resets handled correctly.");
          $display("Time: ", $time);
          end
      set_diag_desc(1'b 0, 16'h ffff, 1'b 0, 1'b 0); // ---------------------------------------------------------------------------
//  reset the device twice.
// ---------------------------------------------------------------------------
      usb_reset(19'b 1111010000100100000); 
      test_progress <= 20'h 21101;	//    BST10 after first reset
      #( 100000 ); 
      usb_reset(20'b 11110100001001000000); 
      test_progress <= 20'h 21102;	//    BST10 after second reset
// ---------------------------------------------------------------------------
//  Read the target status to check any error conditions
// ---------------------------------------------------------------------------
      get_diag_desc(1'b 1, 1'b 0, 1'b 0, 2'b 10); // ---------------------------------------------------------------------------
//  Check the status of the target for any error reports.
// ---------------------------------------------------------------------------
      main_proc_status_rg = main_proc_hc_rxpkt_data[0];	
//     Field
//     A compliant field  can be one of:
//     sync  		- 8 bit field with NZB  value 00000001
//     PID     		- listed in Table 8-1 of spec
//     address		- 7 bit field
//     endpoint		- 4 bit field
//     frame number	- 11 bit field
//     token CRC	- 5 bit field
//     data		- 0 to 1023 byte field
//     data CRC	- 16 bit field
//     EOP		- 3 bit field with NIB value 00J
//     FLT1 Is the sync field recognized as valid even if up to two
//          initial bits of it are corrupted (Actually, only the last 3
//          bits (JKK) need to be decoded).
      if (! ( (main_proc_hc_rxpkt_data[1] & 8'b 00000010) === 8'b 00000010))
          begin
          $write("failure: ");
          $display("reset was not detected by the target.");
          $display("Time: ", $time);
          $stop;
          end
      if (! ( (main_proc_status_rg & 8'b 11011111) === 8'b 00000000))
          begin
          $write("failure: ");
          $display("errors detected by target.");
          $display("Time: ", $time);
          $stop;
          end
      test_progress <= 20'h 22010;	//    FLT1
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT1  - Truncated Sync is recognized as valid.");
          $display("Time: ", $time);
          end
      main_proc_force_truncate_sync = 2'b 10;	//  skip the first 2 sync bits
      crc_bitstuff_test; 
      main_proc_force_truncate_sync = 1'b 0;	
//     FLT2 Is a packet with packet type not listed in Table 8-1 ignored
//          by the target
      test_progress <= 20'h 22020;	//    FLT2
//     FLT3 Is a packet with corrupt PID (PID check error) ignored by the
//          target
      test_progress <= 20'h 22030;	//    FLT3
//     FLT4 Is a token with bad CRC ignored by the target
      test_progress <= 20'h 22040;	//    FLT4
//     FLT5 Is a CRC error on a data packet recognized by the target
      test_progress <= 20'h 22050;	//    FLT5
//     FLT6 Does a full speed receiver reject (a packet with) a NIB 0 of
//          duration less than 40 ns as part of an EOP.
      test_progress <= 20'h 22060;	//    FLT6
//     FLT7 Does a low speed receiver reject a NIB 0 of duration less than
//          330 ns as part of an EOP
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT2  - Packets with undefined PIDs are ignored.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT3  - Packets with errors the PID are ignored.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT4  - Packets with crc5  errors are ignored.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT5  - data packets with crc errors are ignored.");
          $display("Time: ", $time);
          end
      if (! ( 0))
          begin
          $write("note: ");
          $display("Testing FLT6  - Packets with short EOP SE0 pulses are ignored.");
          $display("Time: ", $time);
          end
      field_error_reject_test; 
      test_progress <= 20'h 22070;	//    TRD12
      if (! ( 0))
          begin
          $write("note: ");
          $display("        FLT7 - low speed only not applicable");
          $display("Time: ", $time);
          end
      end
//  checklist_enabled
   if (! ( 0))
       begin
       $write("note: ");
       $display("Successful completion of USB test bench.");
       $display("Time: ", $time);
	   usb_test_on = 0;
	   bcp_usb_sof_on = 0;
       end
   tb_done <= 1;	//  Signal that test bench is done
   sim_done <= 1'b 1;	
   end

always @(target_usb_clk or usb_kstate or want_rising or clk_start)
   begin : target_dpll_proc
   if (usb_kstate === 1'b 1 & target_dpll_proc_last_usb_kstate !== 1'b 1)
      begin
      target_dpll_proc_blanking = 1'b 1;	
      target_usb_clk <= #(0) 1'b 0;	//  assert falling edge
      target_usb_clk <= #(usb_bit_time / 2) 1'b 1;	// schedule a rising edge.
      end
   else if (target_usb_clk === 1'b 1 & target_dpll_proc_last_target_usb_clk !== 1'b 1 | 
	clk_start === 1'b 1 & target_dpll_proc_last_clk_start !== 1'b 1 )
      begin
      target_usb_clk <= #(usb_bit_time / 2) 1'b 0;	// schedule a falling edge
      target_dpll_proc_blanking = 1'b 0;	
      end
   else if (target_usb_clk === 1'b 0 & target_dpll_proc_last_target_usb_clk !== 1'b 0 )
      begin
      if (target_dpll_proc_blanking === 1'b 0)
         begin
         want_rising <= #(usb_bit_time / 2) 1'b 1;	//  schedule a rising edge
         want_rising <= #(usb_bit_time / 2 + 1'b 1) 1'b 0;	
         end
      end
   else if (want_rising === 1'b 1 & target_dpll_proc_last_want_rising !== 1'b 1 )
      begin
      if (target_dpll_proc_blanking === 1'b 0)
         begin
         target_usb_clk <= 1'b 1;	//  assert rising edge
         end
      end
   target_dpll_proc_last_usb_kstate = usb_kstate;	
   target_dpll_proc_last_target_usb_clk = target_usb_clk;	
   target_dpll_proc_last_want_rising = want_rising;	
   target_dpll_proc_last_clk_start = clk_start;	
//  set all of the operating periods based on the state of the clock_low_speed signal.
   end
//  target_dpll_proc
assign usb_bit_time = clock_low_speed ? LS_USB_BIT_TIME : 
	FS_USB_BIT_TIME; 
assign usb_bit_fast = clock_low_speed ? LS_USB_BIT_FAST : 
	FS_USB_BIT_FAST; 
assign usb_bit_slow = clock_low_speed ? LS_USB_BIT_SLOW : 
	FS_USB_BIT_SLOW; 
assign bus_timeout = usb_bit_time * 16; 
//  This code will drive the USB clocks at the 12Mhz (83ns period) for full speed
//  or 1.5MHz (640ns period) for low speed.
assign #(usb_bit_time / 2) host_p0_usb_clk = host_p0_usb_clk === 1'b 0 ? 1'b 1 : 
	1'b 0; 
assign #(usb_bit_time / 2) host_p1_usb_clk = host_p0_usb_clk; 
assign #(clock_jitter_delay) host_jitter_usb_clk = host_p0_usb_clk; 
assign #(usb_bit_fast / 2) host_fast_usb_clk = host_fast_usb_clk === 1'b 0 ? 1'b 1 : 
	1'b 0; 
assign #(usb_bit_slow / 2) host_slow_usb_clk = host_slow_usb_clk === 1'b 0 ? 1'b 1 : 
	1'b 0; 
//  USB clock normally comes from the SBC so everyone will be synchronous
//  which allows us to extract test vectors.  To test the PLL however a clock is
//  generated locally to generate the transition timing within the USB packets.
//  when the host is receiving data from the target it uses the target clock so
//  as to emulate the operationg of a phase lock loop.
assign next_want_clk = clock_master === clock_master_type_target | hc_state === usb_hc_states_rx_wait | 
	hc_state === usb_hc_states_rx_sync | hc_state === usb_hc_states_rx_pid | 
	hc_state === usb_hc_states_rx_addr | hc_state === usb_hc_states_rx_endp | 
	hc_state === usb_hc_states_rx_crc5 | hc_state === usb_hc_states_rx_eop | 
	hc_state === usb_hc_states_rx_data | hc_state === usb_hc_states_rx_crc16 ? 4'b 0000 : 
	clock_margin === clock_margin_type_slow ? 4'b 0001 : 
	clock_margin === clock_margin_type_fast ? 4'b 0010 : 
	clock_master === clock_master_type_host_p1 ? 4'b 0011 : 
	4'b 0100; 
assign next_usb_clk = next_want_clk === 4'b 0000 ? target_usb_clk : 
	next_want_clk === 4'b 0001 ? host_slow_usb_clk : 
	next_want_clk === 4'b 0010 ? host_fast_usb_clk : 
	next_want_clk === 4'b 0011 ? host_p1_usb_clk : 
	host_jitter_usb_clk; 
assign usb_clk = clock_switch === 1'b 1 ? 1'b 1 : 
	want_clk === 4'b 0000 ? target_usb_clk : 
	want_clk === 4'b 0001 ? host_slow_usb_clk : 
	want_clk === 4'b 0010 ? host_fast_usb_clk : 
	want_clk === 4'b 0011 ? host_p1_usb_clk : 
	host_jitter_usb_clk; 
always @(posedge usb_clk or posedge clock_switch_clr)
   begin : clock_trans_proc
   if (clock_switch_clr === 1'b 1)
      begin
      clock_switch <= 1'b 0;	
      end
   else
      begin
      if (want_clk !== next_want_clk)
         begin
         clock_switch <= 1'b 1;	
         end
      else
         begin
         clock_switch <= 1'b 0;	
         end
      end
   end

always @(posedge next_usb_clk)
   begin : clock_trans2_proc
   if (clock_switch === 1'b 1)
      begin
      want_clk <= next_want_clk;	
      clock_switch_clr <= 1'b 1;	
      clock_switch_clr <= #(5) 1'b 0;	
      end
   end

always @(posedge host_p0_usb_clk)
   begin : jitter_gen_proc
   jitter_gen_proc_seed = rand(jitter_gen_proc_seed);	
   jitter_gen_proc_tmp_vec = jitter_gen_proc_seed;	
   if (jitter_gen_proc_tmp_vec[0] === 1'b 1)
      begin
      clock_jitter_delay <= clock_jitter_time;	
      end
   else
      begin
      clock_jitter_delay <= 0;	
      end
   end
// ------------------------------------------------------------------------------
// 
//      Process: SOF_timer
// 
//   Parameters: sof_sent
//               sof_req
// 
//  Description: This process generates timing strobes for inserting SOF (Start
//  Of Frame) packets in the Host controller packet stream.
// 
// ------------------------------------------------------------------------------
// Only insert SOF when USB test is turn on
always
   begin : sof_timer_proc
   sof_request <= 1'b 0;	
   sof_request <= 1'b 0;
   if (bcp_usb_sof_on) begin	
   #( SOF_INTERVAL - (SOF_HOLD_OFF_TIME + 10'b 1111101000) ); 
   sof_hold_off <= 1'b 1;	
   #( SOF_HOLD_OFF_TIME ); 
   sof_request <= 1'b 1;	
   #( 1000 ); 
   sof_request <= 1'b 0;	
   sof_hold_off <= 1'b 0;
   end	
   else #(1000);
// ------------------------------------------------------------------------------
// 
//      Process: SOF_timer
// 
//   Parameters: sof_sent
//               sof_req
// 
//  Description: This process inserts SOF (Start Of Frame) packets in the Host
//               controller packet stream.
// 
// ------------------------------------------------------------------------------
   end

task sof_bit_stuff;
input   data; //  data bit to sent

inout   [5:0] data_history; 

begin
   begin
   if (data === 1'b 0)
      begin
      VHDL2V_dplus <= #(1) ~dplus;	
      VHDL2V_dminus <= #(1) dplus;	
      end
   data_history = {data_history[4:0], data};	// update the history
   if (data_history === 6'b 111111 & data === 1'b 1)
      begin
      @ ( posedge usb_clk ); //  Wait for rising edge
//       ASSERT false REPORT "adding stuff bit" SEVERITY NOTE;
//     nrz_out('0');                   -- stuff a zero
      VHDL2V_dplus <= #(1) ~dplus;	
      VHDL2V_dminus <= #(1) dplus;	
      data_history = {data_history[4:0], 1'b 0};	// update the history
      end
   end
//   nrz_out (data);
end
endtask

function  [4:0] sof_crc5;
input   [11:0] din; 
input   length; 
integer length; 

reg     [4:0]  crc_next; 
reg     [4:0]  crc_out; 
integer  i; 
begin
   begin
   crc_next = 5'b 11111;	

   for (i = 0; i <= length - 1; i = i + 1)
      begin
      crc_out = {crc_next[3], crc_next[2], (crc_next[1] ^ crc_next[4] ^ 
	din[i]), crc_next[0], (crc_next[4] ^ din[i])};	//  bit 0
//  bit 4
//  bit 3
//  bit 2
//  bit 1
      crc_next = crc_out;	
      end
//  loop for the width of the parallel CRC
//  The polynomial computed is:
//  G(x)=X**5+X**2+1
//  compute the crc_next one bit at a time LSB first
   crc_out = ~crc_out;	
// ------------------------------------------------------------------------------
// 
//  Procedure: sof_packet
// 
//  Parameters: frm_num  -- Frame number
//              usb_clk  -- USB clock
//              dplus    -- USB data+
//              dminus   -- USB data-
//              hc_state -- USB Host Controller state
// 
//  Description: This procedure will transmit a USB SOF packet.
// 
//  Packet Format:
// 
//    8-Bits   8-Bits   11-Bits   5-Bits   3-Bits
//  +--------+--------+---------+--------+--------+
//  |  SYNC  |   PID  | Frame # |  CRC5  |   EOP  |
//  +--------+--------+---------+--------+--------+
// 
// ------------------------------------------------------------------------------
   sof_crc5 = crc_out;
   end
end
endfunction

task sof_packet;
inout   frm_num; 
integer frm_num; 

reg     [31:0]  temp; //  Temp conversion
//  Frame number
//  stuffing
reg     [5:0]  data_history; //  data bit history for bit
integer  sof_pkt_i; 
integer  i; 
begin
   begin
   if (lsdev === 0)
      begin
      hc_sof_state <= usb_hc_states_tx_sync;	//  Set host controller state
      sof_pkt_i = 1'b 1;	

      while ( sof_pkt_i < 8)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         VHDL2V_dplus <= #(1) ~dplus;	
         VHDL2V_dminus <= #(1) dplus;	
         sof_pkt_i = sof_pkt_i + 1'b 1;	
         end
//  Tx sync
      @ ( posedge usb_clk ); //  Wait for rising edge
      VHDL2V_dplus <= #(1) dplus;	
      VHDL2V_dminus <= #(1) ~dplus;	
      data_history = 6'b 000001;	
//  end of the sync byte
      temp[3:0] = 4'b 0101;	//  Set to SOF pid
      temp[7:4] = ~temp[3:0];	//  Invert PID bits

      for (i = 0; i <= 7; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_sof_state <= usb_hc_states_tx_pid;	//  Set host controller state
         sof_bit_stuff(temp[i], data_history); 
         end
//  Tx pid
      temp = frm_num;	//  Convert integer frame number to
//  std_logic_vector

      for (i = 0; i <= 10; i = i + 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_sof_state <= usb_hc_states_tx_fnum;	//  Set host controller state
         sof_bit_stuff(temp[i], data_history); 
         end
//  Tx frame number
      temp = frm_num;	
      temp[4:0] = sof_crc5(temp[11:0], 4'b 1011);	//  Set CRC5

      for (i = 4; i >= 0; i = i - 1)
         begin
         @ ( posedge usb_clk ); //  Wait for rising edge
         hc_sof_state <= usb_hc_states_tx_crc5;	//  Set host controller state
         sof_bit_stuff(temp[i], data_history); 
         end
//  Tx CRC5 (MSB first)
      end
//   send_sync(data_history); -- Send sync field
//  Tx EOP
//  send_eop;
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_sof_state <= usb_hc_states_tx_eop;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b 0;	
   VHDL2V_dminus <= #(1) 1'b 0;	
   if (lsdev === 1)
      begin
      #( 1334 ); 
      VHDL2V_dminus <= #(1) 1'b 1;	
      end
   else
      begin
      #( 166 ); 
      VHDL2V_dplus <= #(1) 1'b 1;	
      end
   @ ( posedge usb_clk ); //  Wait for rising edge
   hc_sof_state <= usb_hc_states_hc_idle;	//  Set host controller state
   VHDL2V_dplus <= #(1) 1'b z;	//  Release Data+
   VHDL2V_dminus <= #(1) 1'b z;	//  Release Data-
   frm_num = frm_num + 1'b 1;	//  increment the frame number
   end
end
endtask

always 
   begin : sof_generate_proc
   if (turn_off_sof_generate == 1'b 0)
      begin
   VHDL2V_dplus <= 1'b z;	//  Release Data+
   VHDL2V_dminus <= 1'b z;	//  Release Data-
   @ ( posedge sof_request ); 
   if (sof_enable)
      begin
      if (usb_state === usb_logic_UNINIT)
         begin
         if (! ( 1))
             begin
             $write("note: ");
             $display("USB is not initialized yet.");
             $display("Time: ", $time);
             end
// changed
         end
// from terse
      else if (hc_state === usb_hc_states_hc_reset )
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Host TX State Sending reset.");
             $display("Time: ", $time);
             end
         end
      else if (hc_state === usb_hc_states_hc_resume )
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Host TX State Sending resume.");
             $display("Time: ", $time);
             end
         end
      else if (hc_state === usb_hc_states_tx_manu )
         begin
         if (! ( terse))
             begin
             $write("note: ");
             $display("Host TX State Sending manual patterns.");
             $display("Time: ", $time);
             end
         end
      else if (hc_state === usb_hc_states_hc_idle )
         begin
         if (lsdev === 1)
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $display("Send a Low-speed Keep-alive.");
                $display("Time: ", $time);
                end
            end
         else
            begin
            if (! ( terse))
                begin
                $write("note: ");
                $display("Send a SOF packet.");
                $display("Time: ", $time);
                end
            end
         sof_packet(sof_generate_proc_frame_num); 
         end
      else
         begin
         if (! ( 0))
             begin
             $write("failure: ");
             $display("Babble Condition detected at SOF point.");
             $display("Time: ", $time);
             $stop;
             end
         end
	  end
 	  else
	  wait (0);	// if turn_off_sof_generate set, suspend process
      end
   end
// ------------------------------------------------------------------------------
// 
//      Process: usb_monitor_bits
// 
//   Parameters: dplus  - Data+
//               dminus - Data-
// 
//  Description: This process monitors the USB data signals and converts them in
// 	to a usb_logic level. Then performs the nrzi decoding to provide a bit
//       stream in std_logic. This is helpful when simulating USB transactions.
// 
// ------------------------------------------------------------------------------
// ------------------------------------------------------------------------------
// 
//  Procedure: bit_stuff
// 
//  Parameters:
//              data         -- data bit to sent
//              data_histroy -- history of last 6 data values
//              dplus        -- USB data+
//              dminus       -- USB data-
//              force_bit_stuff_disable
// 
//  Description: NRZ (NonReturn to Zero) encodes the data and outputs it on the
//  dplus and dminus lines.
// 
// 
// ------------------------------------------------------------------------------
assign usb_state = usb_state_of(dplus, dminus); 
assign usb_kstate = usb_state_of(dplus, dminus) === usb_logic_K ? 1'b 1 : 
	1'b 0; 
assign usb_se0 = usb_state_of(dplus, dminus) === usb_logic_SE0 ? 1'b 1 : 
	1'b 0; 
always @(posedge usb_clk)
   begin : usb_monitor_bits_proc
   if (usb_monitor_bits_proc_last_state === usb_logic_J & usb_state === usb_logic_K | 
	usb_monitor_bits_proc_last_state === usb_logic_K & usb_state === usb_logic_J)
      begin
      usb_bit_value <= 1'b 0;	
      end
   else if (usb_monitor_bits_proc_last_state === usb_logic_J & usb_state === usb_logic_J | 
	usb_monitor_bits_proc_last_state === usb_logic_K & usb_state === usb_logic_K )
      begin
      usb_bit_value <= 1'b 1;	
      end
   else
      begin
      usb_bit_value <= 1'b X;	
      end
   usb_monitor_bits_proc_last_state = usb_state;	
//   if (! ( ~(hc_idle_activity & usb_state !== usb_logic_UNINIT & $time > 
//	10000 & usb_otg_linestate_test === 1'b 0)))
//       begin
//       $write("failure: ");
//       $display("Unexpected activity detected on the USB bus signals.");
//       $display("Time: ", $time);
//       $stop;
//       end
   end



// filter out Xs from the dplus and dminus signals, so negedge/posedge transitions can be detected
// needs translation work
always @(dplus)
	begin
	if (dplus === 1'b 1)
		begin
			dplus_filtered <= 1'b 1;
		end
	else
		begin
			dplus_filtered <= 1'b 0; // if X, set to zero
		end
	end

always @(dminus)
	begin
	if (dminus === 1'b 1)
		begin
			dminus_filtered <= 1'b 1;
		end
	else
		begin
			dminus_filtered <= 1'b 0; // if X, set to zero
		end
	end





assign hc_idle_activity = hc_state === usb_hc_states_hc_idle & hc_sof_state === usb_hc_states_hc_idle & 
	usb_state !== usb_logic_J ? 1 : 
	0; 
assign dplus = VHDL2V_dplus; 
//  Hub downstream port control signals
assign dminus = VHDL2V_dminus; 
// ---------------Architecture-----------
//  Let the host controller know which type of software you are using.  The
//  diagnostic driver in the old software was packet based, and echoed packets,
//  the API based software is transfer based, and he echo command spans muliple
//  packets.
//  signals to enable different sections of the test bench.  While these signals
//  are normally static, making them signals rather than constants allows the
//  test bench operation to be modified without recompiling.

// including file with called functions and tasks
function [2:0] usb_state_of;
input   dplus; 
input   dminus; 

reg     [2:0]  usb_state; 
begin
   begin
   if (lsdev === 1)
      begin
//      if (dplus === 1'b 0 & dminus === 1'b 0)
//         begin
//         usb_state = usb_logic_UNINIT;	
//         end
      if (dplus === 1'b 1 & dminus === 1'b 0 )
         begin
         usb_state = usb_logic_K;	
         end
      else if (dplus === 1'b 0 & dminus === 1'b 1 )
         begin
         usb_state = usb_logic_J;	
         end
      else if (dplus === 1'b 0 & dminus === 1'b 0 )
         begin
         usb_state = usb_logic_SE0;	
         end
      else
         begin
         usb_state = usb_logic_X;	
         end
      end
   else
      begin
//      if (dplus === 1'b 0 & dminus === 1'b 0)
//         begin
//         usb_state = usb_logic_UNINIT;	
//         end
      if (dplus === 1'b 1 & dminus === 1'b 0 )
         begin
         usb_state = usb_logic_J;	
         end
      else if (dplus === 1'b 0 & dminus === 1'b 1 )
         begin
         usb_state = usb_logic_K;	
         end
      else if (dplus === 1'b 0 & dminus === 1'b 0 )
         begin
         usb_state = usb_logic_SE0;	
         end
      else
         begin
         usb_state = usb_logic_X;	
         end
      end
   usb_state_of = usb_state;
   end
end
endfunction

function [3:0] to_pid_type;
input   int_pid; 
integer int_pid; 

reg     [3:0]  usb_pid; 
begin
   begin
   case (int_pid)
   OUT_PID:
      begin
      usb_pid = usb_pid_type_out_t;	
      end
   IN_PID:
      begin
      usb_pid = usb_pid_type_in_t;	
      end
   SOF_PID:
      begin
      usb_pid = usb_pid_type_sof;	
      end
   SETUP_PID:
      begin
      usb_pid = usb_pid_type_setup;	
      end
   DATA0_PID:
      begin
      usb_pid = usb_pid_type_data0;	
      end
   DATA1_PID:
      begin
      usb_pid = usb_pid_type_data1;	
      end
   ACK_PID:
      begin
      usb_pid = usb_pid_type_ack;	
      end
   NAK_PID:
      begin
      usb_pid = usb_pid_type_nak;	
      end
   STALL_PID:
      begin
      usb_pid = usb_pid_type_stall;	
      end
   PRE_PID:
      begin
      usb_pid = usb_pid_type_pre;	
      end
   default:
      begin
      usb_pid = usb_pid_type_x;	
      end
   endcase
   to_pid_type = usb_pid;
   end
end
endfunction

function integer rand;
input   seed; 
integer seed; 

begin
   begin
   rand = (557 * seed + 10'b 1111100101) / 32;
   end
//  Not the most random of sequences... but easy.
end
endfunction

`ifdef BB
	`include "tests/bcp_usb_tests.v"
`endif

endmodule // module vusb_host_ctl