// VERSION:4.00 DATE:00/02/15 OPENCAD Verilog LIBRARY
`timescale 1ps / 1ps
`celldefine
`ifdef verifault
    `suppress_faults
    `enable_portfaults
`endif
module TDONAC25WL06 ( N01, H01 );
    output N01;
    input H01;

    buf ( _H01, H01 );
    not ( _G001, _H01 );
    nmos ( N01, 1'b0, _G001 );

    specify
        specparam DMY_SPC=1;

    	( H01 *> N01 ) = ( DMY_SPC, DMY_SPC );
    endspecify
endmodule
`ifdef verifault
    `nosuppress_faults
    `disable_portfaults
`endif
`endcelldefine