TDSEDHLQY0.v
3.02 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
// VERSION:4.00 DATE:2001/05/15 OPENCAD Verilog LIBRARY
`timescale 1ps / 1ps
`celldefine
`ifdef verifault
`suppress_faults
`enable_portfaults
`endif
module TDSEDHLQY0 ( N01, N02, H01, H02, H03, H04, H05, H06 );
input H01;
input H02;
input H03;
input H04;
input H05;
input H06;
output N01;
output N02;
reg notif_lssd;
reg notifier;
reg notifier_all;
buf ( _H01, H01 );
buf ( _H02, H02 );
buf ( _H03, H03 );
buf ( _H04, H04 );
buf ( _H05, H05 );
buf ( _H06, H06 );
udp_MUX ( _D001, _H03, _H01, _G099 );
not ( _C001, _H02 );
not ( _SIN01, _H04 );
LSSD opc_lssd ( _C002, _D002, _D001, _SIN01, _H02, _H05,
notif_lssd, 1'b1 );
DLSFQ_LSSD2 opc_dlsf_lssd ( _D003, 1'b1, 1'b1, _C002, _D002,
notif_lssd, 1'b1 );
udp_MUX ( _D004, _H06, _D003, _G099 );
DLSFQ ( _G001, _D004, _C001, 1'b1, 1'b1, notifier );
DLSFQB ( _G001N, _D004, _C001, 1'b1, 1'b1, notifier );
buf (N01, _G001);
buf (N02, _G001N);
buf #1 ( _G099, _G001 );
// timing check flag
wire docheck1 = ( _H05 !== 1'b1 && _H03 !== 1'b1 );
wire docheck2 = ( _H05 !== 1'b1 );
wire docheck3 = ( _H02 !== 1'b1 );
wire docheck4 = ( _H06 !== 1'b1 );
specify
specparam DMY_SPC=1:1:1;
specparam DMY_SPC2=1:1:1;
$setup ( posedge H01, negedge H02 &&& docheck1, DMY_SPC, notif_lssd );
$setup ( negedge H01, negedge H02 &&& docheck1, DMY_SPC, notif_lssd );
$hold ( negedge H02, posedge H01 &&& docheck1, DMY_SPC, notif_lssd );
$hold ( negedge H02, negedge H01 &&& docheck1, DMY_SPC, notif_lssd );
$setup ( posedge H03, negedge H02 &&& docheck2, DMY_SPC, notif_lssd );
$setup ( negedge H03, negedge H02 &&& docheck2, DMY_SPC, notif_lssd );
$hold ( negedge H02, posedge H03 &&& docheck2, DMY_SPC, notif_lssd );
$hold ( negedge H02, negedge H03 &&& docheck2, DMY_SPC, notif_lssd );
$setup ( posedge H04, negedge H05 &&& docheck3, DMY_SPC, notif_lssd );
$setup ( negedge H04, negedge H05 &&& docheck3, DMY_SPC, notif_lssd );
$hold ( negedge H05, posedge H04 &&& docheck3, DMY_SPC, notif_lssd );
$hold ( negedge H05, negedge H04 &&& docheck3, DMY_SPC, notif_lssd );
$width ( posedge H02 &&& docheck1, DMY_SPC, 0, notif_lssd );
$width ( negedge H02 &&& docheck4, DMY_SPC, 0, notifier );
$width ( posedge H05 &&& docheck3, DMY_SPC, 0, notif_lssd );
$width ( negedge H06 &&& docheck3, DMY_SPC, 0, notifier );
( H02 => N01 ) = ( DMY_SPC, DMY_SPC );
( H02 => N02 ) = ( DMY_SPC, DMY_SPC );
( H06 => N01 ) = ( DMY_SPC, DMY_SPC );
( H06 => N02 ) = ( DMY_SPC, DMY_SPC );
// Dummy spec
( H04 => N01 ) = ( DMY_SPC2, DMY_SPC2 );
( H04 => N02 ) = ( DMY_SPC2, DMY_SPC2 );
( H05 => N01 ) = ( DMY_SPC2, DMY_SPC2 );
( H05 => N02 ) = ( DMY_SPC2, DMY_SPC2 );
endspecify
endmodule
`ifdef verifault
`nosuppress_faults
`disable_portfaults
`endif
`endcelldefine