MUXF7_D.v
686 Bytes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
// $Header: /root/leakn64/depot/rf/hw/debug/xilinx/MUXF7_D.v,v 1.1 2003/04/01 21:47:34 berndt Exp $
/*
FUNCTION : 2 to 1 Multiplexer for Carry Logic
*/
`timescale 100 ps / 10 ps
module MUXF7_D (LO, O, I0, I1, S);
output LO, O;
reg o_out, lo_out;
input I0, I1, S;
buf B1 (O, o_out);
buf B2 (LO, lo_out);
always @(I0 or I1 or S) begin
if (S)
o_out <= I1;
else
o_out <= I0;
end
always @(I0 or I1 or S) begin
if (S)
lo_out <= I1;
else
lo_out <= I0;
end
specify
(I0 => O) = (1, 1);
(I1 => O) = (1, 1);
(S => O) = (1, 1);
(I0 => LO) = (1, 1);
(I1 => LO) = (1, 1);
(S => LO) = (1, 1);
endspecify
endmodule