div_floorplan.flr
1.11 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
#cell2 * div_floorplan flr * 5 any 0 v8r4.6.4
# "6-Dec-94 GMT" "8:39:03 GMT" "6-Dec-94 GMT" "8:39:03 GMT" rohm * .
# floor plan information
V 3 ChipComp/ChipAssist
A 120 -2579 2704 2220
B 119 -2580 2705 2221
$FLOORPS
NOOFSTDCELLAREA 1
BASENAME
SEEDTOLERANCE 0
FLOORPLANTYPE 3
NOOFROWS 5
MAXWIDTH 1000
ASPECTRATIO 1
ROUTINGFACTOR 2
OPTIONS 410361
ROWTOLERANCE 1
CONNECTORSIDE 17
PACKAGENAME
DEVICENO
PADRINGTYPE
CORNERPAD 17
POWERBUSSIZE 1
OPERFREQ 10M
POWERBUSWIDTH 30
PREFERPOWER 1
PADPITCH 0
$END
H udivrom div_rom 2 2490 -333 0 0
I "div_sc" "div_sc" "" H 344 -132 2440 1820 22 .5 1 11221 22 1 0 0
$SEEDS
$END
$GUIDANCE
$NET "CLK"
$VERTICES
1 718 1244
2 -369 1244
$EDGES
1 0 0 1 2
$NET "vdd" P
$VERTICES
1 1642 -118
2 1642 -620
3 3310 -118
4 1182 -1667
5 1182 -2680
6 -460 -118
7 3202 1581
8 1779 1581
9 545 1581
10 -429 1581
$EDGES
1 40 0 1 2
2 40 0 3 1
3 0 0 4 5
4 40 0 1 6
5 0 0 7 8
6 0 0 9 10
$NET "vss" P
$VERTICES
1 1233 -272
2 1233 -646
3 3318 -272
4 1497 -1659
5 1497 -2697
6 -486 -272
7 571 1443
8 -421 1443
9 3211 1443
10 1813 1443
$EDGES
1 40 0 1 2
2 40 0 3 1
3 0 0 4 5
4 40 0 1 6
5 0 0 7 8
6 0 0 9 10
$END
$END