fake_div_rom.v 94 Bytes Raw Blame History Permalink 1 2 3 4 5 6 7 module div_rom(clk, oe, a, out); input clk, oe; input [9:0] a; output [15:0] out; endmodule
