div.ss
2.7 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
/*****************************************************************************/
/* custom variables */
/*****************************************************************************/
wire_load = 256000
clocks = { "gclk" }
standard_load = 0.01
default_input_delay = 1.5
default_output_delay = 4.0
default_input_load = 20
default_output_load = 20
default_drive_cell = "dfntnh"
default_drive_pin = "q"
default_period = 16.0
default_max_transition = 1.5
default_uncertainty = 1.0
/*****************************************************************************/
/* set the path and read */
/*****************************************************************************/
search_path = search_path + "../../../syn" + ".."
read -f db ../rcp_partition.db
/*****************************************************************************/
/* div top-level netlist */
/*****************************************************************************/
module = "div"
current_design = module
link
check_design > module + ".lint"
include "cadence_defaults.dc"
/* write out the top-level block hierarchy in one edif file */
write -format edif -o module + ".edf" module
/*****************************************************************************/
/* div_ctl level netlist */
/*****************************************************************************/
module = "divctl"
current_design = module
link
check_design > module + ".lint"
/*****************************************************************************/
/* constraints */
/*****************************************************************************/
/*****************************************************************************/
/* reports */
/*****************************************************************************/
include "report.dc"
/*****************************************************************************/
/* netlist defaults for cadence */
/*****************************************************************************/
include "cadence_defaults.dc"
/*****************************************************************************/
/* write design */
/*****************************************************************************/
/* write out the block hierarchy in one edif file */
write -format edif -hierarchy -o module + ".edf" module
quit