Skip to content
  • This project
    • Loading...
  • Sign in

Barry / rf-depot

Go to a project
Toggle navigation
Toggle navigation pinning
  • Projects
  • Groups
  • Snippets
  • Help
  • Project
  • Activity
  • Repository
  • Graphs
  • Network
  • Create a new issue
  • Commits
  • Issue Boards
  • Files
  • Commits
  • Network
  • Compare
  • Branches
  • Tags
Switch branch/tag
  • rf-depot
  • ..
  • syn
  • Makefile
  • root's avatar
    initial commit · bc83a1ad
    bc83a1ad
    root committed 2020-05-02 05:58:04 +0000
Makefile 265 Bytes
Raw Blame History Permalink
1 2 3 4 5 6 7 8 9 10 11 12 13 14
#!smake

STDIR  = ..
INCDIR  = ../../inc
LIBDIR  = ../../../lib/verilog/user

all: $(STDIR)/syn/st.vsyn

include $(STDIR)/syn/Makefile.include

PRDEPTH=../../../../..
include $(PRDEPTH)/PRdefs 
include $(PRDEPTH)/PRrules 
LDIRT = *.log *.edf *.lint *.synlog *.vsyn