sudp_reg.v
2.62 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
/*
*************************************************************************
* *
* Copyright (C) 1994, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
*************************************************************************
*/
/*
*************************************************************************
* *
* Project Reality *
* *
* module: sudp_reg.v *
* description: 32 bit register using cell dfntnq2. *
* *
* designer: Phil Gossett *
* date: 4/1/95 *
* *
*************************************************************************
*/
// $Id: sudp_reg.v,v 1.1.1.1 2002/05/17 06:14:58 blythe Exp $
module sudp_reg (clk,d,q);
input clk;
input [31:0] d;
output [31:0] q;
dfntnq2 reg0 (.cp(clk), .d(d[0]), .q(q[0]));
dfntnq2 reg1 (.cp(clk), .d(d[1]), .q(q[1]));
dfntnq2 reg2 (.cp(clk), .d(d[2]), .q(q[2]));
dfntnq2 reg3 (.cp(clk), .d(d[3]), .q(q[3]));
dfntnq2 reg4 (.cp(clk), .d(d[4]), .q(q[4]));
dfntnq2 reg5 (.cp(clk), .d(d[5]), .q(q[5]));
dfntnq2 reg6 (.cp(clk), .d(d[6]), .q(q[6]));
dfntnq2 reg7 (.cp(clk), .d(d[7]), .q(q[7]));
dfntnq2 reg8 (.cp(clk), .d(d[8]), .q(q[8]));
dfntnq2 reg9 (.cp(clk), .d(d[9]), .q(q[9]));
dfntnq2 reg10 (.cp(clk), .d(d[10]), .q(q[10]));
dfntnq2 reg11 (.cp(clk), .d(d[11]), .q(q[11]));
dfntnq2 reg12 (.cp(clk), .d(d[12]), .q(q[12]));
dfntnq2 reg13 (.cp(clk), .d(d[13]), .q(q[13]));
dfntnq2 reg14 (.cp(clk), .d(d[14]), .q(q[14]));
dfntnq2 reg15 (.cp(clk), .d(d[15]), .q(q[15]));
dfntnq2 reg16 (.cp(clk), .d(d[16]), .q(q[16]));
dfntnq2 reg17 (.cp(clk), .d(d[17]), .q(q[17]));
dfntnq2 reg18 (.cp(clk), .d(d[18]), .q(q[18]));
dfntnq2 reg19 (.cp(clk), .d(d[19]), .q(q[19]));
dfntnq2 reg20 (.cp(clk), .d(d[20]), .q(q[20]));
dfntnq2 reg21 (.cp(clk), .d(d[21]), .q(q[21]));
dfntnq2 reg22 (.cp(clk), .d(d[22]), .q(q[22]));
dfntnq2 reg23 (.cp(clk), .d(d[23]), .q(q[23]));
dfntnq2 reg24 (.cp(clk), .d(d[24]), .q(q[24]));
dfntnq2 reg25 (.cp(clk), .d(d[25]), .q(q[25]));
dfntnq2 reg26 (.cp(clk), .d(d[26]), .q(q[26]));
dfntnq2 reg27 (.cp(clk), .d(d[27]), .q(q[27]));
dfntnq2 reg28 (.cp(clk), .d(d[28]), .q(q[28]));
dfntnq2 reg29 (.cp(clk), .d(d[29]), .q(q[29]));
dfntnq2 reg30 (.cp(clk), .d(d[30]), .q(q[30]));
dfntnq2 reg31 (.cp(clk), .d(d[31]), .q(q[31]));
endmodule // sudp_reg