dp_regmx16.v
5.83 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
/*
*************************************************************************
* *
* Copyright (C) 1994, Silicon Graphics, Inc. *
* *
* These coded instructions, statements, and computer programs contain *
* unpublished proprietary information of Silicon Graphics, Inc., and *
* are protected by Federal copyright law. They may not be disclosed *
* to third parties or copied or duplicated in any form, in whole or *
* in part, without the prior written consent of Silicon Graphics, Inc. *
* *
*************************************************************************
*/
/*
*************************************************************************
* *
* Project Reality *
* *
* module: dp_regmx16.v *
* description: 16 bit register with 4 to 1 mux to implement *
* 2 to 1 data mux, reset and clock enable functionalty. *
* If both selects are low or both high then register *
* its old value. *
* *
* The mux cell used is the high performance me41d1h cells.*
* *
* designer: Brian Ferguson *
* date: 3/17/95 *
* *
*************************************************************************
*/
// $Id: dp_regmx16.v,v 1.1.1.1 2002/05/17 06:14:58 blythe Exp $
module dp_regmx16 (
clk,
input0, input1,
select,
output_data
) ;
input clk ;
input [15:0] input0 ;
input [15:0] input1 ;
input [1:0] select ;
output [15:0] output_data ;
wire [15:0] reg_data_in ; // data selected as input to register
mx41d2 mx_b0 ( .z (reg_data_in[0]),
.i0 (output_data[0]),
.i1 (input0[0]),
.i2 (input1[0]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b1 ( .z (reg_data_in[1]),
.i0 (output_data[1]),
.i1 (input0[1]),
.i2 (input1[1]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b2 ( .z (reg_data_in[2]),
.i0 (output_data[2]),
.i1 (input0[2]),
.i2 (input1[2]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b3 ( .z (reg_data_in[3]),
.i0 (output_data[3]),
.i1 (input0[3]),
.i2 (input1[3]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b4 ( .z (reg_data_in[4]),
.i0 (output_data[4]),
.i1 (input0[4]),
.i2 (input1[4]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b5 ( .z (reg_data_in[5]),
.i0 (output_data[5]),
.i1 (input0[5]),
.i2 (input1[5]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b6 ( .z (reg_data_in[6]),
.i0 (output_data[6]),
.i1 (input0[6]),
.i2 (input1[6]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b7 ( .z (reg_data_in[7]),
.i0 (output_data[7]),
.i1 (input0[7]),
.i2 (input1[7]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b8 ( .z (reg_data_in[8]),
.i0 (output_data[8]),
.i1 (input0[8]),
.i2 (input1[8]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b9 ( .z (reg_data_in[9]),
.i0 (output_data[9]),
.i1 (input0[9]),
.i2 (input1[9]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b10 (.z (reg_data_in[10]),
.i0 (output_data[10]),
.i1 (input0[10]),
.i2 (input1[10]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b11 (.z (reg_data_in[11]),
.i0 (output_data[11]),
.i1 (input0[11]),
.i2 (input1[11]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b12 (.z (reg_data_in[12]),
.i0 (output_data[12]),
.i1 (input0[12]),
.i2 (input1[12]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b13 (.z (reg_data_in[13]),
.i0 (output_data[13]),
.i1 (input0[13]),
.i2 (input1[13]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b14 (.z (reg_data_in[14]),
.i0 (output_data[14]),
.i1 (input0[14]),
.i2 (input1[14]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
mx41d2 mx_b15 (.z (reg_data_in[15]),
.i0 (output_data[15]),
.i1 (input0[15]),
.i2 (input1[15]),
.i3 (1'b0),
.s0 (select[0]),
.s1 (select[1])
) ;
dfntnq reg_b0 (
.cp (clk),
.d (reg_data_in[0]),
.q (output_data[0])
) ;
dfntnq reg_b1 (
.cp (clk),
.d (reg_data_in[1]),
.q (output_data[1])
) ;
dfntnq reg_b2 (
.cp (clk),
.d (reg_data_in[2]),
.q (output_data[2])
) ;
dfntnq reg_b3 (
.cp (clk),
.d (reg_data_in[3]),
.q (output_data[3])
) ;
dfntnq reg_b4 (
.cp (clk),
.d (reg_data_in[4]),
.q (output_data[4])
) ;
dfntnq reg_b5 (
.cp (clk),
.d (reg_data_in[5]),
.q (output_data[5])
) ;
dfntnq reg_b6 (
.cp (clk),
.d (reg_data_in[6]),
.q (output_data[6])
) ;
dfntnq reg_b7 (
.cp (clk),
.d (reg_data_in[7]),
.q (output_data[7])
) ;
dfntnq reg_b8 (
.cp (clk),
.d (reg_data_in[8]),
.q (output_data[8])
) ;
dfntnq reg_b9 (
.cp (clk),
.d (reg_data_in[9]),
.q (output_data[9])
) ;
dfntnq reg_b10 (
.cp (clk),
.d (reg_data_in[10]),
.q (output_data[10])
) ;
dfntnq reg_b11 (
.cp (clk),
.d (reg_data_in[11]),
.q (output_data[11])
) ;
dfntnq reg_b12 (
.cp (clk),
.d (reg_data_in[12]),
.q (output_data[12])
) ;
dfntnq reg_b13 (
.cp (clk),
.d (reg_data_in[13]),
.q (output_data[13])
) ;
dfntnq reg_b14 (
.cp (clk),
.d (reg_data_in[14]),
.q (output_data[14])
) ;
dfntnq reg_b15 (
.cp (clk),
.d (reg_data_in[15]),
.q (output_data[15])
) ;
endmodule // dp_regmx16