Makefile
2.81 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
#!smake
#
# This makefile has rules for making both the executables
# which make up the simulator, and for running test cases.
#
# This makefile should do a make in InData/ before making
# any test in this directory.
#
# $Revision: 1.1.1.1 $
#
COMMONPREF=RDPSIM
PRDEPTH = ../../..
include $(PRDEPTH)/PRdefs
include $(ROOT)/usr/include/make/ismcommondefs
#
# Tools
#
#
# Directories
#
SIMLIB = $(PRDEPTH)/rdpsim/simlib
SRC = $(PRDEPTH)/rdpsim/src
HDR = $(PRDEPTH)/rdpsim/hdr
WIR = Wir
INDATA = InData
OUTDATA = OutData
SUBDIRS = Wir InData OutData/at_all
#
# Check for objects in this directory
#
VPATH = $(SRC)
#
# Verilog Sources
#
VSRCS =
#
# C Sources
#
TEST_FILES = \
$(SRC)/at.c \
expand.c \
driver.c \
at_test_0.c
#
# Object Files
#
TEST_OBJ = ${TEST_FILES:.c=.o}
TEST_OBJS = ${TEST_OBJ:T}
#
# Header file Directories
#
LCINCS = -DJUNK -g -I. \
-I$(SIMLIB) \
-I$(HDR)
GCINCS =
#
# Linker Directories and Options
#
LLDOPTS = -L. -L$(SIMLIB)
GLDOPTS =
LLDLIBS = -lsimlib
LNFLAGS = $(CFLAGS)
#
# Default Targets
#
TARGETS = at_test
LDIRT = at_test_0.c dump *.tab
default install: $(TARGETS)
$(COMMONTARGS): $(COMMONPREF)$$@
$(SUBDIRS_MAKERULE)
#
# SGI Common Rules
#
include $(PRDEPTH)/PRrules
#
# Target for creating all .tab files
#
tab_files: $(_FORCE)
cd InData; $(MAKE) tab_files
#
# Target for creating .1 files, Viewlogic Netlists
#
net_lists:
cd Wir; $(MAKE)
#
# Target for running all tests and comparing to Verilog
#
all_tests: vtest000 vtest001 vtest002 vtest003 vtest004 vtest005
#
# Compile 'C' processes
#
at_test_0.c: net_lists at_test.config $(XNET)
$(XNET) -d $(WIR) at_test -c at_test.config
at_test: $(TEST_OBJS)
$(HOST_CC) $(TEST_OBJS) $(LDFLAGS) -o $@
#
# Test Targets
#
#
# test000 Check unsynced attributes
# test000
#
test000: tab_files at_test
at_test -i 0 -o at_all -t 0
vtest000: test000
cd OutData/at_all; $(MAKE) at_all000
#
# test001 Check left flag delay
# test001
#
test001: tab_files at_test
at_test -i 1 -o at_all -t 1
vtest001: test001
cd OutData/at_all; $(MAKE) at_all001
#
# test002 Check EW, ST attributes
# test002
#
test002: tab_files at_test
at_test -i 2 -o at_all -t 2
vtest002: test002
cd OutData/at_all; $(MAKE) at_all002
#
# test003 Check release sync pipe/tile commands
# test003
#
test003: tab_files at_test
at_test -i 3 -o at_all -t 3
vtest003: test003
cd OutData/at_all; $(MAKE) at_all003
#
# test004 Check prim color, prim depth and scissor commands
# test004
#
test004: tab_files at_test
at_test -i 4 -o at_all -t 4
vtest004: test004
cd OutData/at_all; $(MAKE) at_all004
#
# test005 Check tile, level, load, shift_coord signals
# test005
#
test005: tab_files at_test
at_test -i 5 -o at_all -t 5
vtest005: test005
cd OutData/at_all; $(MAKE) at_all005