Makefile
2.73 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
#!smake -J 5
PRDEPTH = ../../../../..
include $(PRDEPTH)/PRdefs
#
# Directories
#
TCTM = ../..
INDATA = ../../InData
RTLOPTS = -y ../../fixture/src \
-y $(PRDEPTH)/hw/chip/rcp/tc/src \
-y $(PRDEPTH)/hw/chip/rcp/tm/src \
-y $(PRDEPTH)/hw/chip/lib/verilog/stdcell \
-y $(PRDEPTH)/hw/chip/lib/verilog/ram \
+libext+.v+.vzd \
+incdir+$(PRDEPTH)/hw/chip/rcp/inc
SYNOPTS = -y ../../fixture/src \
-y $(PRDEPTH)/hw/chip/rcp/tc/syn \
-y $(PRDEPTH)/hw/chip/rcp/tm/syn \
-y $(PRDEPTH)/hw/chip/lib/verilog/stdcell \
-y $(PRDEPTH)/hw/chip/lib/verilog/ram \
+libext+.v+.vzd+.vsyn
LDIRT = driver*.v *.mem *.out vcs.log *.dump $(TMPDIR)/$(USER)_tc_frac018 $(TMPDIR)/$(USER)_tc_frac018_syn *.tab simv*
RTESTS = tc_frac018
STESTS = tc_frac018_syn
FAST = fast018
ERROR = \
@if grep "ERROR IN SIMULATION" FILE ; \
then \
echo ""; \
else \
echo "NO ERRORS IN SIMULATION"; \
fi
default: $(RTESTS)
stests: $(STESTS)
include $(PRDEPTH)/PRrules
.mem.out :
$(RTESTS): simv018
$(STESTS): simv018_syn
tc_frac018.tab: $(TCTM)/tctm $(INDATA)/inp015.tab $(INDATA)/inp008.tab $@.base.Z
(cd ../..; make test018)
/usr/bsd/uncompress $@.base.Z
cmp $@ $@.base
/usr/bsd/compress $@.base
driver018.v: tc_frac018.tab $(TAB2VMEM)
$(TAB2VMEM) -o /dev/null -s 100 tc_frac018.tab > driver018.v
simv018: top_level.v driver018.v tc_frac018.mem $(_FORCE)
$(VCS) $(VCSOPTS) $(RTLOPTS) -o simv018 -Mdir="$(TMPDIR)/$(USER)_tc_frac018" top_level.v driver018.v
@ if [ "$(DUMP)" ]; \
then \
(echo "simv018 +mem=tc_frac018.mem > simv018.out"; simv018 -vcd verilog018.dump +mem=tc_frac018.mem > simv018.out;) \
else \
(echo "simv018 +mem=tc_frac018.mem > simv018.out"; simv018 +mem=tc_frac018.mem +vcs+dumpvarsoff > simv018.out;) \
fi
$(ERROR:FILE=simv018.out)
$(LOG_ERROR)
simv018_syn: top_level.vsyn driver018.v tc_frac018.mem $(_FORCE)
VCS_RUNTIME=$(VCSDIR)/lib/libvcs.so \
$(VCS) $(VCSOPTS) $(SYNOPTS) -o $@ \
-Mdir="$(TMPDIR)/$(USER)_tc_frac018_syn" \
top_level.vsyn driver018.v
@ if [ "$(DUMP)" ]; \
then \
(LD_LIBRARY_PATH=$(VCSDIR)/lib echo "$@ +mem=tc_frac018.mem > $@.out"; $@ -vcd verilog018_syn.dump +mem=tc_frac018.mem > $@.out;) \
else \
(LD_LIBRARY_PATH=$(VCSDIR)/lib echo "$@ +mem=tc_frac018.mem > $@.out"; $@ +mem=tc_frac018.mem +vcs+dumpvarsoff > $@.out;) \
fi
$(ERROR:FILE=simv018_syn.out)
$(LOG_ERROR)
fast: $(FAST)
fast018: tc_frac018.mem
simv018 +mem=$? | tee $*.out