top_level.v
1.19 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
////////////////////////////////////////////////////////////////////////
//
// Project Reality
//
// module: top_level
// description: Top Level Driver for vi_lerp module
//
// designer: Kevin Luster
// date: 10/17/94
//
////////////////////////////////////////////////////////////////////////
`timescale 10ps / 10ps //1unit = 0.01ns
module top_level();
wire vclk;
wire [4:0] frac;
wire [7:0] rgb_a;
wire [7:0] rgb_b;
wire sync_b;
wire [7:0] lerp_rgb;
wire lerp_sync;
//instance driver
driver driver (.vclk(vclk), .frac(frac), .rgb_a(rgb_a), .rgb_b(rgb_b), .sync_b(sync_b));
//instance lerp
vi_lerp vi_lerp (.vclk(vclk), .frac(frac), .rgb_a(rgb_a), .rgb_b(rgb_b), .sync_b(sync_b), .lerp_rgb(lerp_rgb), .lerp_sync(lerp_sync));
//instance display
display display (.vclk(vclk), .frac(frac), .rgb_a(rgb_a), .rgb_b(rgb_b), .sync_b(sync_b), .lerp_rgb(lerp_rgb), .lerp_sync(lerp_sync));
// kill simulation when tabular file read
always @(driver.EndVectors)
begin
if ($close_output_files() == -1)
begin
$write("Cannot close output files");
end
$finish;
end
// dump file
initial
begin
if ($test$plusargs("dump"))
$dumpvars;
end
endmodule // top_level