vlsi.boo
4.21 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
# project reality vlsi.boo
# window setup
#
true ui_auto_open
define_list uism_initial_region 0 0 92 100
false ui_show_logo
true zoom_pane_menu_horizontal
# default logic assistant setup
#
define la_connector_display_color red
define ui_keydefs_logicAsst la_keys_def
define la_cell_name_font normal
define la_connector_font small
#define la_display "label text = @@cardinality"
define la_set_up "snap to grid = on"
define la_undo_stack_size 10
true la_makeNL_on_save
define la_default_border_name bsheet
define la_default_border_type named
# default chip compiler setup
#
define cc_set_up "std channel compaction=on, blk channel compaction=on"
# for 3lm chipcomp
#define pr_FlipAlternateRows true
# default compose setup
#define compose_set_up "snap grid size=0.25"
#define compose_display "grid size=1"
# allows access to all logic assistant commands while in vlsishell 2-20-92 LMW
true la_shell_all_commands
# for extract (no need for resizing of transistors) 2-13-92 LMW
true extract_bypass_layer_processing
# adjust some system parameters
#
define cell_cache_size 20971520
define Netcompare_Maximum_Names 400000
define allowed_memory_percent 50
define allowed_overhead_percent_shell 5
define allowed_overhead_percent_graphics 1
#true dollar_cellnames
#true extract_bypass_layer_processing
# plotter definitions
#
define plotter_1 barkley,ps,queue(lp -d)>./barkley$,A
define plotter_2 orion_A,ps,queue(ipr -r -P)>./orion$,A
define plotter_3 orion_B,ps,queue(iprBsiz -r -P)>./orion$,B
define plotter_4 File_A,ps,./,A
define plotter_5 File_B,ps,./,B
define plotter_6 Postscript,ps,queue(lp -d)>./PostScript$,A
define plotter_7 orion_sun,ps,queue>./orion$,A
#####################################
# Install hotpatches here #
#####################################
#include point 6 code for libraries
library /ecad/compass/v8r4.6/patch4/umb/cplr8464a.lib
# hotpatch to point to NEC simulation models
library /ecad/compass/v8r4.6/patch4/umb/nece00mdl.lib exelib
# hotpatch for asic syn no _p files
library /ecad/compass/v8r4.6/patch4/site/u6379-umb.lib
# hotpatch for asic syn adder fix
library /ecad/compass/v8r4.6/patch4/site/u5851-umb.lib
# hotpatch for asic syn gate-optimization bug
library /ecad/compass/v8r4.6/patch4/site/u6445-umb.lib
# hotpatch for asic syn characterize loads/drives
library /ecad/compass/v8r4.6/patch4/site/u6448-umb.lib
# hotpatch for asic syn verilog parser - non-blocking assignments
library /ecad/compass/v8r4.6/patch4/site/u6467-umb.lib
# hotpatch for asic syn - comb. feedback bug fix
library /ecad/compass/v8r4.6/patch4/site/u6781-umb.lib
# library patches
cell_library lib_patches /ecad/compass/v8r4.6/patch4/site/lib_patches
#####################################
# Define technology libraries #
#####################################
#technology nec35
#
define Extract_Post_Process_Tag postetf
#
# There are no libraries supported at this time for the NEC 3.3v 2LM 0.35u
# technology.
#
cell_library ne35hd130d /ecad/compass/v8r4.6/patch4/rol/ne35hd130d.rol
cell_library ne35dp120d /ecad/compass/v8r4.6/patch4/rol/ne35dp120d.rol
cell_library nece01_sgid /ecad/compass/v8r4.6/patch4/rol/nece01_sgid.rol
# NEC library definitions (for human consumption)
#ne35hd130d.rol - .35 micron standard-cell library
#ne35dp120d.rol - .35 micron datapath library
#nece01_sgid.rol - .35 micron ram/regfile macro-cell library
# Compass library definitions (for human consumption)
#cb60io120d.rol - .6 micron compass pad library (only temporary)
#vsnl000x.rol - synthetic netlist
#vlogdp010d.rol - VERILOG Library
#cmosch000x.rol - general icons for schematic
#####################################
# Project specific settings #
#####################################
# ASICsyn flag settings
#
true lshopt_print_cons
true ls_lsynopt_use_all_slacks
# set wiring area per pin in microns e.g 0.25 u/pin OR .75 u/pin etc
#define lst_extra_area_per_pin 0
define asicSyn_synthesize_suffix none
define asicsyn_flattencell_suffix none
# This file is for a work around
define dly_environment_file_name dly_env_nom
#cell_library src ../src
#cell_library compass ../compass
cell_library src .
#search_path src lib_patches ne35hd130d ne35dp120d nece01_sgid vsnl000x vlogdp010d cmosch000x cb60io120d
search_path src