#!/bin/csh -f
#
# ASICSYN
#
vlsishell << EOF
set echo on
asicsyn

#
# default flags
set hdl verilog
set autowrite false
set automaticanswer no

#
# verilog sources
#
load [v]div_clkgen

#
synthesize

write

exit
exit
EOF
#